

PCI 6466 Data Book



PCI 6466 Data Book

Version 1.0

April 2005

Website: http://www.plxtech.com

Technical Support: http://www.plxtech.com/support/

Phone: 408 774-9060

800 759-3735

FAX: 408 774-2169

© 2005 PLX Technology, Inc. All rights reserved.

PLX Technology, Inc., retains the right to make changes to this product at any time, without notice. Products may have minor variations to this publication, known as errata. PLX assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of PLX products.

This device is not designed, intended, authorized, or warranted to be suitable for use in medical or life-support applications, devices, or systems, or other critical applications.

PLX Technology and the PLX logo are registered trademarks and FastLane is a trademark of PLX Technology, Inc.

HyperTransport is a trademark of the HyperTransport Technology Consortium.

Other brands and names are the property of their respective owners.

Order Number: PCI 6466CB-SIL-DB-P1-1.0

Printed in the USA, April 2005

CONTENTS

Preface	Эх	xii
	Supplemental Documentation . Data Assignment Conventions Revision History .	.xxi
Feature	Summary	XΧ\
1. Intro	duction	1-1
	1.1. Company and Product Information	4 -
	1.2. FastLane PCI 6000 Bridge Series	
	1.2.1. PCI 6466	
	1.3. Feature Description	
	1.4. Applications	
	1.4.1. Multiple Device Expansion	
	1.4.2. Intelligent Adapters	
2. Func	tional Overview	
	2.1. General Operation	
	2.2. Write Transactions	
	2.3. Read Transactions 2.4. Non-Transparent Mode	
	2.4. Non-Hansparent Mode.	. 2-2
3. Pin D	Description	3- 1
	3.1. Pin Summary	3-
	3.2. Pull-Up and Pull-Down Resistor Recommendations	
	3.2.1. PCI Bus Interface Pins	
	3.2.2. Clock-Related Pins	
	3.2.3. Reset Pins	
	3.2.4. CompactPCI Hot Swap Pins	
	3.2.5. JTAG/Boundary Scan Pins	
	3.2.7. GPIO Pins	
	3.2.8. Miscellaneous Pins	
	3.2.9. System Voltage Pins	
	3.2.10. Multiplexed Transparent and Non-Transparent Pins	
	3.3. Power Supply De-Coupling	
	3.4. Pinout Common to All Operating Modes	
	3.5. Pinout Specific to Transparent and Non-Transparent Modes	3-27
4. Cloci	king	4 -1
	4.1. Primary and Secondary Clock Inputs	4-
	4.2. Secondary Clock Outputs	
	4.2.1. Disabling Secondary Clock Outputs	
	4.2.2. Secondary Clock Control	
	4.3. Using an External Clock Source	
	4.4. Frequency Division Options	
	4.5. Running Secondary Port Faster than Primary Port	
	4.6. Universal Mode Clock Behavior	
	4.8. Detecting PCI Bus Speed with the Reference Clock	
	4.9. Primary or Secondary Clock Frequency Measurement	4-6

5.	Reset and Initialization5-1
	5.1. Secondary Bus Mode and Frequency Initialization Sequence
	5.2. 66 MHZ Operation
	5.3. Reset
	5.3.1. Power Good Reset
	5.3.2. Primary Reset Input
	5.3.3. Primary Reset Output—Non-Transparent Mode
	5.3.4. Secondary Reset Input— Non-Transparent Mode
	5.3.4.1. Universal Mode Secondary Reset Input
	5.3.5. Secondary Reset Output
	5.3.7. Software Resets
	5.3.8. Power Management Internal Reset
	5.3.9. Reset Inputs Effect on PCI 6466
	5.3.10. Pin States during PWRGD, RSTIN#, and Device Hiding
	5.4. Register Initialization
	5.4.1. Default Initialization
	5.4.2. Serial EEPROM Initialization
	5.4.3. Host Initialization
6.	Registers6-1
	6.1. PCI Configuration Register Address Mapping—Transparent Mode
	6.1.1. PCI Type 1 Header—Transparent Mode6-4
	6.1.2. Device-Specific—Transparent Mode
	6.1.2.1. Chip, Diagnostic, and Arbiter Control
	6.1.2.2. Primary Flow-Through Control
	6.1.2.3. Timeout Control
	6.1.2.4. Miscellaneous Options
	6.1.2.5. Prefetch Control
	6.1.2.6. Secondary Flow-Through Control
	6.1.2.7. Buffer and Internal Arbiter Control
	6.1.2.8. Test and Serial EEPROM
	6.1.2.9. Timer
	6.1.2.10. Primary System Error Event
	6.1.2.11. GPIO[3:0]
	6.1.2.12. Clock Control
	6.1.2.13. Primary System Error Status
	6.1.2.14. Clock Run
	6.1.2.15. Private Memory
	6.1.2.16. Hot Swap and Read-Only Register Control
	6.1.2.17. GPIO[7:4], Power-Up Status, and GPIO[15:14, 12:8]6-38
	6.1.2.18. Extended, Sticky Scratch, and Smart Prefetch6-40
	6.1.2.19. Address Translation Control
	6.1.2.20. Power Management Capability
	6.1.2.21. Hot Swap Capability
	6.1.2.22. VPD Capability
	6.2. PCI Configuration Register Address Mapping—Non-Transparent Mode
	6.2.1. PCI Configuration Register Address Mapping 00h to 7Fh—Non-Transparent Mode
	6.2.2. Primary Configuration—Non-Transparent Mode
	6.2.2.1. Primary Port PCI Type 0 Header
	6.2.2.2. Secondary Port PCI Type 0 Header
	6.2.3.1 Primary Flow-Through Control
	6.2.3.2. Timeout Control
	6.2.3.3. Miscellaneous Options
	6.2.3.4. Prefetch Control
	6.2.3.5. Secondary Flow-Through Control
	6.2.3.6. Buffer and Internal Arbiter Control

	6.2.3.7. Test and Serial EEPROM	
	6.2.3.8. Timer	6-102
	6.2.4. PCI Configuration Register Address Mapping 80h to FFh, Shadow and Extended—	
	Non-Transparent Mode	
	6.2.4.1. Configuration 80h to FFh	
	6.2.4.2. Cross-Bridge Configuration Access Control	
	6.2.4.3. Clock Control	
	6.2.4.4. System Error Event	
	6.2.4.5. GPIO[3:0]	
	6.2.4.6. Hot Swap and Read-Only Control	6-112
	6.2.4.7. GPIO[7:4], Power-Up Status, and GPIO[15:14, 12:8]	6-113
	6.2.4.8. Direct Message Interrupt	
	6.2.4.9. Message Signaled Interrupt	
	6.2.4.10. Doorbell and Miscellaneous Interrupt	
	6.2.4.11. Non-Transparent Configuration Ownership Semaphore Mechanism	
	6.2.4.12. Extended, Sticky Scratch, and Smart Prefetch	
	6.2.4.13. Address Translation Control	
	6.2.4.15. Power Management Capability	
	6.2.4.16. Hot Swap Capability	
	6.2.4.16. Hot Swap Capability	
	6.2.4.17. VPD Capability	6-147
7 9	Serial EEPROM	7_1
7. 30		
	7.1. Overview	
	7.2. Serial EEPROM Access	
	7.3. Serial EEPROM Autoload Mode at Reset.	
	7.4. Universal Non-Transparent Mode Groups	
	7.5. Serial EEPROM Data Structure	7 2
	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers	
0 D	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers	7-3
8. P		7-3
8. P	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers	
8. P	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers PCI Bus Operation	
8. P(7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers PCI Bus Operation	
8. P	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers	
8. P(7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers	
8. P	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers. PCI Bus Operation 8.1. PCI Transactions 8.2. Single Address Phase 8.3. Dual Address Phase 8.4. Device Select (DEVSEL#) Generation 8.5. Data Phase 8.5.1. Posted Write Transactions.	
8. P	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers PCI Bus Operation 8.1. PCI Transactions 8.2. Single Address Phase 8.3. Dual Address Phase 8.4. Device Select (DEVSEL#) Generation 8.5. Data Phase	
8. P	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers. PCI Bus Operation	
8. P	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers PCI Bus Operation 8.1. PCI Transactions 8.2. Single Address Phase 8.3. Dual Address Phase 8.4. Device Select (DEVSEL#) Generation 8.5. Data Phase 8.5.1. Posted Write Transactions 8.5.2. Memory Write and Invalidate Transactions 8.5.3. Delayed Write Transactions 8.5.4. Write Transaction Address Boundaries	
8. P	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers. PCI Bus Operation 8.1. PCI Transactions 8.2. Single Address Phase 8.3. Dual Address Phase 8.4. Device Select (DEVSEL#) Generation 8.5. Data Phase 8.5.1. Posted Write Transactions 8.5.2. Memory Write and Invalidate Transactions 8.5.3. Delayed Write Transactions 8.5.4. Write Transaction Address Boundaries 8.5.5. Buffering Multiple Write Transactions	
8. P	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers. PCI Bus Operation 8.1. PCI Transactions 8.2. Single Address Phase 8.3. Dual Address Phase 8.4. Device Select (DEVSEL#) Generation 8.5. Data Phase 8.5.1. Posted Write Transactions 8.5.2. Memory Write and Invalidate Transactions 8.5.3. Delayed Write Transactions 8.5.4. Write Transaction Address Boundaries 8.5.5. Buffering Multiple Write Transactions 8.5.6. Read Transactions	
8. P	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers. PCI Bus Operation 8.1. PCI Transactions 8.2. Single Address Phase 8.3. Dual Address Phase 8.4. Device Select (DEVSEL#) Generation 8.5. Data Phase 8.5.1. Posted Write Transactions 8.5.2. Memory Write and Invalidate Transactions 8.5.3. Delayed Write Transactions 8.5.4. Write Transaction Address Boundaries 8.5.5. Buffering Multiple Write Transactions 8.5.6. Read Transactions 8.5.7. Prefetchable Read Transactions	
8. P	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers. PCI Bus Operation 8.1. PCI Transactions 8.2. Single Address Phase 8.3. Dual Address Phase 8.4. Device Select (DEVSEL#) Generation 8.5. Data Phase 8.5.1. Posted Write Transactions 8.5.2. Memory Write and Invalidate Transactions 8.5.3. Delayed Write Transactions 8.5.4. Write Transaction Address Boundaries 8.5.5. Buffering Multiple Write Transactions 8.5.6. Read Transactions 8.5.7. Prefetchable Read Transactions 8.5.8. Non-Prefetchable Read Transactions	7-3 8-1 8-1 8-2 8-2 8-3 8-3 8-4 8-5 8-6
8. P	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers. PCI Bus Operation 8.1. PCI Transactions 8.2. Single Address Phase 8.3. Dual Address Phase 8.4. Device Select (DEVSEL#) Generation 8.5. Data Phase 8.5.1. Posted Write Transactions 8.5.2. Memory Write and Invalidate Transactions 8.5.3. Delayed Write Transactions 8.5.4. Write Transaction Address Boundaries 8.5.5. Buffering Multiple Write Transactions 8.5.6. Read Transactions 8.5.7. Prefetchable Read Transactions 8.5.8. Non-Prefetchable Read Transactions 8.5.9. Read Prefetch Address Boundaries	
8. P	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers PCI Bus Operation 8.1. PCI Transactions 8.2. Single Address Phase 8.3. Dual Address Phase 8.4. Device Select (DEVSEL#) Generation 8.5. Data Phase 8.5.1. Posted Write Transactions 8.5.2. Memory Write and Invalidate Transactions 8.5.3. Delayed Write Transactions 8.5.4. Write Transaction Address Boundaries 8.5.5. Buffering Multiple Write Transactions 8.5.6. Read Transactions 8.5.7. Prefetchable Read Transactions 8.5.8. Non-Prefetchable Read Transactions 8.5.9. Read Prefetch Address Boundaries 8.5.9. Read Prefetch Address Boundaries 8.5.10. Delayed Read Requests	
8. P	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers. PCI Bus Operation 8.1. PCI Transactions 8.2. Single Address Phase 8.3. Dual Address Phase 8.4. Device Select (DEVSEL#) Generation 8.5. Data Phase 8.5.1. Posted Write Transactions 8.5.2. Memory Write and Invalidate Transactions 8.5.3. Delayed Write Transactions 8.5.4. Write Transaction Address Boundaries 8.5.5. Buffering Multiple Write Transactions 8.5.6. Read Transactions 8.5.7. Prefetchable Read Transactions 8.5.8. Non-Prefetchable Read Transactions 8.5.9. Read Prefetch Address Boundaries 8.5.10. Delayed Read Requests 8.5.11. Delayed Read Completion with Target	7-3 8-1 8-1 8-2 8-2 8-2 8-3 8-4 8-5 8-6 8-6 8-7 8-7
8. P	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers. PCI Bus Operation 8.1. PCI Transactions 8.2. Single Address Phase 8.3. Dual Address Phase 8.4. Device Select (DEVSEL#) Generation 8.5. Data Phase 8.5.1. Posted Write Transactions 8.5.2. Memory Write and Invalidate Transactions 8.5.3. Delayed Write Transactions 8.5.4. Write Transaction Address Boundaries 8.5.5. Buffering Multiple Write Transactions 8.5.6. Read Transactions 8.5.7. Prefetchable Read Transactions 8.5.8. Non-Prefetchable Read Transactions 8.5.9. Read Prefetch Address Boundaries 8.5.10. Delayed Read Requests 8.5.11. Delayed Read Completion with Target 8.5.12. Delayed Read Completion on Initiator Bus	7-3
8. P	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers PCI Bus Operation 8.1. PCI Transactions 8.2. Single Address Phase 8.3. Dual Address Phase 8.4. Device Select (DEVSEL#) Generation 8.5. Data Phase 8.5.1. Posted Write Transactions 8.5.2. Memory Write and Invalidate Transactions 8.5.3. Delayed Write Transactions 8.5.4. Write Transaction Address Boundaries 8.5.5. Buffering Multiple Write Transactions 8.5.6. Read Transactions 8.5.7. Prefetchable Read Transactions 8.5.8. Non-Prefetchable Read Transactions 8.5.9. Read Prefetch Address Boundaries 8.5.10. Delayed Read Requests 8.5.11. Delayed Read Completion with Target 8.5.12. Delayed Read Completion on Initiator Bus 8.5.13. Configuration Transactions	7-3
8. P	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers PCI Bus Operation 8.1. PCI Transactions 8.2. Single Address Phase 8.3. Dual Address Phase 8.4. Device Select (DEVSEL#) Generation 8.5. Data Phase 8.5.1. Posted Write Transactions 8.5.2. Memory Write and Invalidate Transactions 8.5.3. Delayed Write Transactions 8.5.4. Write Transaction Address Boundaries 8.5.5. Buffering Multiple Write Transactions 8.5.6. Read Transactions 8.5.7. Prefetchable Read Transactions 8.5.8. Non-Prefetchable Read Transactions 8.5.9. Read Prefetch Address Boundaries 8.5.10. Delayed Read Requests 8.5.11. Delayed Read Completion with Target 8.5.12. Delayed Read Completion on Initiator Bus 8.5.13. Configuration Transactions 8.5.14. PCI 6466 Type 0 Access	7-3
8. P	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers PCI Bus Operation 8.1. PCI Transactions 8.2. Single Address Phase 8.3. Dual Address Phase 8.4. Device Select (DEVSEL#) Generation 8.5. Data Phase 8.5.1. Posted Write Transactions 8.5.2. Memory Write and Invalidate Transactions 8.5.3. Delayed Write Transactions 8.5.4. Write Transaction Address Boundaries 8.5.5. Buffering Multiple Write Transactions 8.5.6. Read Transactions 8.5.7. Prefetchable Read Transactions 8.5.8. Non-Prefetchable Read Transactions 8.5.9. Read Prefetch Address Boundaries 8.5.10. Delayed Read Requests 8.5.11. Delayed Read Completion with Target 8.5.12. Delayed Read Completion on Initiator Bus 8.5.13. Configuration Transactions 8.5.14. PCI 6466 Type 0 Access 8.5.15. Type 1-to-Type 0 Translation.	7-3 8-18-18-28-28-28-38-48-58-68-68-68-78-78-78-88-8
8. P	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers PCI Bus Operation 8.1. PCI Transactions 8.2. Single Address Phase 8.3. Dual Address Phase 8.4. Device Select (DEVSEL#) Generation 8.5. Data Phase 8.5.1. Posted Write Transactions. 8.5.2. Memory Write and Invalidate Transactions 8.5.3. Delayed Write Transactions. 8.5.4. Write Transaction Address Boundaries 8.5.5. Buffering Multiple Write Transactions 8.5.6. Read Transactions 8.5.7. Prefetchable Read Transactions 8.5.8. Non-Prefetchable Read Transactions 8.5.9. Read Prefetch Address Boundaries 8.5.10. Delayed Read Requests 8.5.11. Delayed Read Completion with Target 8.5.12. Delayed Read Completion on Initiator Bus 8.5.13. Configuration Transactions 8.5.14. PCI 6466 Type 0 Access 8.5.15. Type 1-to-Type 1 Forwarding	7-3 8-1 8-1 8-2 8-2 8-2 8-3 8-4 8-5 8-6 8-6 8-7 8-7 8-8 8-8 8-9 8-11
8. P	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers PCI Bus Operation 8.1. PCI Transactions 8.2. Single Address Phase 8.3. Dual Address Phase 8.4. Device Select (DEVSEL#) Generation 8.5. Data Phase 8.5.1. Posted Write Transactions 8.5.2. Memory Write and Invalidate Transactions 8.5.3. Delayed Write Transactions 8.5.4. Write Transaction Address Boundaries 8.5.5. Buffering Multiple Write Transactions 8.5.6. Read Transactions 8.5.7. Prefetchable Read Transactions 8.5.8. Non-Prefetchable Read Transactions 8.5.9. Read Prefetch Address Boundaries 8.5.10. Delayed Read Requests 8.5.11. Delayed Read Completion with Target 8.5.12. Delayed Read Completion with Target 8.5.13. Configuration Transactions 8.5.14. PCI 6466 Type 0 Access 8.5.15. Type 1-to-Type 1 Translation 8.5.16. Type 1-to-Type 1 Translation 8.5.17. Special Cycles	7-3 8-1 8-1 8-2 8-2 8-2 8-3 8-4 8-5 8-6 8-6 8-7 8-7 8-8 8-8 8-9 8-11
8. P	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers. PCI Bus Operation 8.1. PCI Transactions 8.2. Single Address Phase 8.3. Dual Address Phase 8.4. Device Select (DEVSEL#) Generation 8.5. Data Phase 8.5.1. Posted Write Transactions 8.5.2. Memory Write and Invalidate Transactions 8.5.3. Delayed Write Transactions 8.5.4. Write Transaction Address Boundaries 8.5.5. Buffering Multiple Write Transactions 8.5.6. Read Transactions 8.5.7. Prefetchable Read Transactions 8.5.9. Read Prefetch Address Boundaries 8.5.10. Delayed Read Requests 8.5.11. Delayed Read Completion with Target 8.5.12. Delayed Read Completion on Initiator Bus 8.5.13. Configuration Transactions 8.5.14. PCI 6466 Type 0 Access 8.5.15. Type 1-to-Type 1 Forwarding 8.5.17. Special Cycles 8.6. PCI Transaction Termination	7-3 8-1 8-1 8-2 8-2 8-2 8-3 8-4 8-5 8-6 8-6 8-7 8-7 8-8 8-8 8-9 8-11 8-12
8. P	7.5.1. Serial EEPROM Address and Corresponding PCI 6466 Registers PCI Bus Operation 8.1. PCI Transactions 8.2. Single Address Phase 8.3. Dual Address Phase 8.4. Device Select (DEVSEL#) Generation 8.5. Data Phase 8.5.1. Posted Write Transactions 8.5.2. Memory Write and Invalidate Transactions 8.5.3. Delayed Write Transactions 8.5.4. Write Transaction Address Boundaries 8.5.5. Buffering Multiple Write Transactions 8.5.6. Read Transactions 8.5.7. Prefetchable Read Transactions 8.5.8. Non-Prefetchable Read Transactions 8.5.9. Read Prefetch Address Boundaries 8.5.10. Delayed Read Requests 8.5.11. Delayed Read Completion with Target 8.5.12. Delayed Read Completion with Target 8.5.13. Configuration Transactions 8.5.14. PCI 6466 Type 0 Access 8.5.15. Type 1-to-Type 1 Translation 8.5.16. Type 1-to-Type 1 Translation 8.5.17. Special Cycles	7-3 8-1 8-1 8-2 8-2 8-2 8-3 8-4 8-5 8-6 8-6 8-7 8-7 8-8 8-8 8-9 8-11 8-12

	8.6.3. Target Termination Received by PCI 6466	
	8.6.3.2. Delayed Write Target Termination Response	8-16
	8.6.3.3. Delayed Read Target Termination Response	
	8.6.4. PCI 6466-Initiated Target Termination	8-20
	8.6.4.1. Target Retry	
	8.6.4.2. Target Disconnect	
	8.6.4.3. Target Abort	
	·	
9. Ad	Idress Decoding	
	9.1. Overview	
	9.2. Address Ranges	
	9.2.1. I/O Address Decoding	
	9.2.1.1. I/O Base and Limit Address Registers	
	9.3. Memory Address Decoding	
	9.3.1. Memory-Mapped I/O Base and Limit Address Registers	
	9.3.2. Prefetchable Memory Base and Limit Address Registers	
	9.4. ISA Mode	
	9.5. VGA Support	
	9.5.1. VGA Mode	
	9.5.2. VGA Snoop Mode	
	9.6. Private Device Support	
	9.7. Address Translation	
	9.7.1. Base Address Registers	
	9.7.2. Transparent Mode Address Translation	
	9.7.2.1. Address Translation Method	
	9.7.2.2. Register Access	
	9.7.2.3. Address Translation on Primary-to-Secondary (Downstream) Transactions	
	9.7.2.4. Address Translation on Secondary-to-Primary (Upstream) Transactions	
	9.7.2.5. Serial EEPROM Configuration of Transparent Mode Address Translation	
	9.7.3. Non-Transparent Mode Address Translation	9-11
10. Tı	ransaction Ordering	10-1
	10.1. Transactions Governed by Ordering Rules	10-1
	10.2. General Ordering Guidelines	
	10.3. Ordering Rules	
	10.4. Data Synchronization	
	·	
11. E	rror Handling	
	11.1. Overview	11-1
	11.2. Address Parity Errors	11-1
	11.3. Data Parity Errors	
	11.3.1. Configuration Write Transactions to Configuration Space	
	11.3.2. Read Transactions	
	11.3.3. Posted Write Transactions	11-3
	11.3.4. Delayed Write Transactions	11-3
	11.4. Data Parity Error Reporting Summary	11-4
	11.5. System Error (P_SERR#) Reporting	11-13
12. E	xclusive Access	12-1
	12.1. Concurrent Locks	10.1
	12.1. OUHGUITGIIL LUGNS	12-1
	12.2 Acquiring Evolucive Access across PCI 6466	
	12.2. Acquiring Exclusive Access across PCI 6466	12-1

13. P	PCI Bus Arbitration	13-1
	13.1. Overview	13-1
	13.2. Primary PCI Bus Arbitration	
	13.3. Secondary PCI Bus Arbitration	13-1
	13.3.1. Secondary Bus Arbitration Using Internal Arbiter	13-1
	13.3.2. Rotating-Priority Scheme	13-2
	13.3.3. Fixed-Priority Scheme	
	13.3.4. Secondary Bus Arbitration Using External Arbiter	
	13.4. Arbitration Bus Parking	13-3
	13.4.1. Software Controlled PCI 64-Bit Extension Signals Parking	13-3
14. G	GPIO Interface	14-1
	14.1. GPIO Interface Pins	14-1
	14.2. GPIO Control Registers	14-1
	14.3. GPIO Serial Stream	14-1
15. S	Supported Commands	15-1
	15.1. Primary Interface Command Set	15-1
	15.2. Secondary Interface Command Set	
	,,	
16. B	Bridge Behavior	16-1
	16.1. Bridge Actions for Various Cycle Types	16-1
	16.2. Abnormal Termination (Master Abort, Initiated by Bridge Master)	16-2
	16.3. Parity and Error Reporting	
	16.4. S_IDSEL Mapping	
	16.5. 32- to 64-bit Cycle Conversion	16-3
17. P	CI Flow-Through Optimization	17-1
	17.1. Overview	17-1
	17.2. Precautions when Using Non-Optimized PCI Master Devices	
	17.3. Posted Write Flow Through	
	17.4. Delayed Read Flow Through	17-2
	17.5. Read Cycle Optimization	
	17.5.1. Primary and Secondary Initial Prefetch Count	
	17.5.2. Primary and Secondary Incremental Prefetch Count	17-3
	17.5.3. Primary and Secondary Maximum Prefetch Count	
	17.6. Read Prefetch Boundaries	
18. F		17-3
18. F	17.6. Read Prefetch Boundaries	17-3
18. F	17.6. Read Prefetch Boundaries	
18. F	17.6. Read Prefetch Boundaries FIFO Architecture. 18.1. Overview. 18.2. Memory Writes 18.3. Memory Reads	17-318-118-118-218-2
18. F	17.6. Read Prefetch Boundaries FIFO Architecture 18.1. Overview 18.2. Memory Writes 18.3. Memory Reads 18.3.1. Prefetched Data Timeout Flushing	
18. F	17.6. Read Prefetch Boundaries FIFO Architecture. 18.1. Overview. 18.2. Memory Writes. 18.3. Memory Reads. 18.3.1. Prefetched Data Timeout Flushing. 18.3.1.1. Setting the Prefetch Count.	
18. F	17.6. Read Prefetch Boundaries FIFO Architecture 18.1. Overview 18.2. Memory Writes 18.3. Memory Reads 18.3.1. Prefetched Data Timeout Flushing	
	17.6. Read Prefetch Boundaries FIFO Architecture. 18.1. Overview. 18.2. Memory Writes. 18.3. Memory Reads. 18.3.1. Prefetched Data Timeout Flushing. 18.3.1.1. Setting the Prefetch Count.	
	17.6. Read Prefetch Boundaries FIFO Architecture. 18.1. Overview. 18.2. Memory Writes. 18.3. Memory Reads. 18.3.1. Prefetched Data Timeout Flushing. 18.3.1.1. Setting the Prefetch Count. 18.4. Splitting the Read FIFO into Four 1-KB Blocks—Transparent Mode.	
	17.6. Read Prefetch Boundaries FIFO Architecture. 18.1. Overview. 18.2. Memory Writes 18.3. Memory Reads 18.3.1. Prefetched Data Timeout Flushing 18.3.1.1. Setting the Prefetch Count 18.4. Splitting the Read FIFO into Four 1-KB Blocks—Transparent Mode Ion-Transparent Mode	
	17.6. Read Prefetch Boundaries FIFO Architecture. 18.1. Overview. 18.2. Memory Writes. 18.3. Memory Reads. 18.3.1. Prefetched Data Timeout Flushing. 18.3.1.1. Setting the Prefetch Count. 18.4. Splitting the Read FIFO into Four 1-KB Blocks—Transparent Mode. 19.1. Overview.	17-318-118-118-218-318-419-119-1
	17.6. Read Prefetch Boundaries FIFO Architecture. 18.1. Overview. 18.2. Memory Writes 18.3. Memory Reads 18.3.1. Prefetched Data Timeout Flushing 18.3.1.1. Setting the Prefetch Count 18.4. Splitting the Read FIFO into Four 1-KB Blocks—Transparent Mode Ion-Transparent Mode 19.1. Overview. 19.2. Using XB_MEM Input to Avoid Initial Retry Latency. 19.3. Interrupts. 19.3.1. Direct Message Interrupts	
	17.6. Read Prefetch Boundaries FIFO Architecture. 18.1. Overview. 18.2. Memory Writes 18.3. Memory Reads 18.3.1. Prefetched Data Timeout Flushing 18.3.1.1. Setting the Prefetch Count 18.4. Splitting the Read FIFO into Four 1-KB Blocks—Transparent Mode Ion-Transparent Mode 19.1. Overview. 19.2. Using XB_MEM Input to Avoid Initial Retry Latency. 19.3. Interrupts. 19.3.1. Direct Message Interrupts 19.3.2. Doorbell Interrupts	
	17.6. Read Prefetch Boundaries FIFO Architecture. 18.1. Overview. 18.2. Memory Writes 18.3. Memory Reads 18.3.1. Prefetched Data Timeout Flushing 18.3.1.1. Setting the Prefetch Count 18.4. Splitting the Read FIFO into Four 1-KB Blocks—Transparent Mode Ion-Transparent Mode 19.1. Overview. 19.2. Using XB_MEM Input to Avoid Initial Retry Latency. 19.3. Interrupts. 19.3.1. Direct Message Interrupts	

20. P	Power Management	20-1
	20.1. Overview	20-1
	20.2. Power Management Transitions	
	20.3. P_PME# and S_PME# Signals	20-1
21. F	lot Swap	21-1
	21.1. Overview	21-1
	21.2. LED ON/OFF (PI=1)	
	21.3. Early Power Support	
	21.4. Hot Swap Signals	
	21.5. Hot Swap Register Control and Status	21-2
	21.6. Avoiding Initially Retry or Initially Not Responding Requirement	
	21.7. Device Hiding	
	21.8. Implementing Hot Swap Controller Using PCI 6466 GPIO Pins	21-2
22. V	/PD	22-1
23. T	Festability/Debug	23-1
	23.1. JTAG Interface	23-1
	23.1.1. IEEE 1149.1 Test Access Port	
	23.1.2. JTAG Instructions	
	23.1.3. JTAG Boundary Scan	
	23.1.4. JTAG Reset Input TRST#	
24. E	Electrical Specs	24-1
	24.1. General Electrical Specifications	24-1
	24.2. Package Thermal Characteristics	
	24.3. PLL and Clock Jitter	
	24.4. PCI Signal Timing Specification	
25. N	Mechanical Specs	25-1
	25.1. Mechanical Dimensions	25-1
	25.2. Physical Layout with Pinout	
A. U	sing PCI 6466	A-1
	A.1. Transparent Mode Application	A-2
	A.2. Non-Transparent Mode Application	
	A.3. Universal Bridging Application	
	A.3.1. Universal Mode CLK, RST#, REQ0#, GNT0#, and SYSEN# Signal Connections	
	A.4. Symmetrical Non-Transparent Application	
B. G	eneral Information	B-1
	B.1. Package Ordering	
	B.2. United States and International Representatives, and Distributors	B-2
	R 3 Tachnical Support	R_2

FIGURES

1-1.	FastLane PCI 6000 Bridge Series	1-4
1-2.	PCI 6466 PCI-to-PCI Bridge	1-5
1-3.	Multiple Device Expansion	1-6
1-4.	Intelligent Adapters	1-6
1-5.	CompactPCI Universal Application	1-6
2-1.	PCI 6466 Block Diagram	2-1
3-1.	Worst-Case Power Dissipation Example	3-4
4-1.	GPIO Clock Mask Implementation on System Board Example	4-2
4-2.	Clock Mask and Load Shift Timing	4-2
6-1.	Sample Memory Map of Smart Prefetch Upstream Memory, Regions 1 through 4—Transparent Mode	6-40
6-2.	Sample Memory Map of Smart Prefetch Upstream Memory, Regions 1 through 4—Non-Transparent Mode	. 6-123
7-1.	Serial EEPROM Data Structure	7-2
13-1	. Secondary Bus Arbiter Example	13-2
18-1	. PCI 6466 FIFO Architecture	18-1
19-1	Non-Transparent Mode Power-Up/PCI Reset Sequence	19-3
21-1	. Hot Insertion Power-Up Sequence Recommendation	21-1
24-1	. PCI Signal Timing Specification	24-5
25-1	. PCI 6466 Mechanical Dimensions	25-1
25-2	. PCI 6466 Physical Layout with Pinout—Topside View (A1-A10 through Y1-Y10)	25-4
25-3	. PCI 6466 Physical Layout with Pinout—Topside View (A11–A20 through Y11–Y20)	25-5
A-1.	PCI 6466 Internal Architecture	A-1
A-2.	PCI 6466 Transparent Mode Basic Optimization Design	A-2
A-3.	PCI 6466 Non-Transparent Mode Basic Optimization Design	A-3
A-4.	PCI 6466 Universal Bridging Application Basic Optimization Design	A-4
A-5.	Universal Mode Connections Example	A-5
A-6.	PCI 6466 Symmetrical Non-Transparent Application Basic Optimization Design	A-7

TABLES

1-1.	FastLane PCI 6000 Series PCI Bridge Product Comparison	1-2
2-1.	Non-Transparent Mode Base Address Registers	2-2
3-1.	Pin Type Abbreviations	3-1
3-2.	Generic PCI Bus Interface Pins that follow PCI r3.0 Layout Guidelines	3-2
3-3.	Clock Pin Pull-Up/Pull-Down Resistor Requirements	3-3
3-4.	Primary PCI Bus Interface Pins	3-6
3-5.	Secondary PCI Bus Interface Pins	3-10
3-6.	Clock-Related Pins	3-16
3-7.	Reset Pins	3-19
3-8.	CompactPCI Hot Swap Pins	3-20
3-9.	JTAG/Boundary Scan Pins	3-21
3-10	. Serial EEPROM Pins	3-21
3-11	. General Purpose I/O Pins	3-22
3-12	. Miscellaneous Pins	3-23
3-13	Power, Ground, and No Connect Pins	3-26
3-14	. Multiplexed Transparent/Non-Transparent Pins	3-27
4-1.	GPIO Shift Register Operation	4-3
4-2.	GPIO Serial Data Format	4-3
4-3.	PCI Clock Frequency Division Ratios	4-4
4-4.	PLL and Clock Jitter Parameters	4-5
5-1.	Reset Input Effect on PCI 6466	5-6
5-2.	Pin States during PWRGD, P_RSTIN#, S_RSTIN#, and Device Hiding	5-7
6-1.	PCI Configuration Register Address Mapping—Transparent Mode	6-2
6-2.	Extended Register Map—Offset from Extended Register Index—Transparent Mode	6-42
6-3.	PCI Configuration Shadowed Registers (Used in Transparent Address Translation)	6-51
6-4.	Extended Register Map (Used in Transparent Address Translation)— Offset from Extended Register Index	6-54
6-5.	PCI Configuration Register Address Mapping 00h – 7Ch—Non-Transparent Mode	6-67
6-6.	PCI Configuration Shadow Register Map—PCI Offset Used Only when CCNTRL[6]=1, Non-Transparent Mode	6-87
6-7.	PCI Configuration Shadow Register Address Mapping 80h – FFh—Non-Transparent Mode	
	Extended Register Map-Offset from Extended Register Index—Non-Transparent Mode	
	Extended Register Map (Used in Non-Transparent Address Translation)— Offset from Extended Register Index	
7-1.	Serial EEPROM Address and Corresponding PCI 6466 Registers	
	PCI Transactions	
	Write Transaction Forwarding	
	Write Transaction Disconnect Address Boundaries	
	Read Transaction Prefetching	
	Read Prefetch Address Boundaries	
	Device Number to IDSEL S_AD Pin Mapping	
	P_SERR# Assertion Requirements in Response to Master Abort on Posted Write	
	Response to Posted Write Target Termination	
	P_SERR# Assertion Requirements in Response to Posted Write Parity Error	
8-10	Response to Delayed Write Target Termination	8-17

Tables

8-11. P_SERR# Assertion Requirements in Response to Delayed Write	8-17
8-12. Response to Delayed Read Target Termination	8-19
8-13. P_SERR# Assertion Requirements in Response to Delayed Read	8-19
8-14. Response to Target Abort	
9-1. Extended Register Map (Used in Address Translation)—Offset from Extended Register Index	9-7
9-2. PCI Configuration Shadowed Registers (Used in Address Translation)—Transparent Mode .	9-8
10-1. PCI Transaction Ordering Summary	10-3
11-1. Primary Interface Parity Error Detected Bit Status	11-6
11-2. Secondary Interface Parity Error Detected Bit Status	11-7
11-3. Primary Interface Data Parity Error Detected Bit Status	11-8
11-4. Secondary Interface Data Parity Error Detected Bit Status	11-9
11-5. P_PERR# Assertion	11-10
11-6. S_PERR# Assertion	11-11
11-7. P_SERR# or S_SERR# for Data Parity Error Assertion	11-12
14-1. GPIO[15:14, 12:8] Pin Alternate Functions	14-2
15-1. Primary Interface Supported Commands	15-1
15-2. Secondary Interface Supported Commands	15-2
16-1. Bridge Actions for Various Cycle Types	16-1
16-2. S_IDSEL Generation	16-2
17-1. Reprogramming Prefetch Registers	17-1
18-1. Prefetched Data Timeout Flushing	18-3
20-1. States and Related Actions during Power Management Transitions	20-1
23-1. PCI 6466 JTAG IDCODE Value	23-1
23-2. JTAG Instructions (IEEE Standard 1149.1-1990)	23-1
24-1. Maximum Ratings	24-1
24-2. Functional Operating Range	24-1
24-3. DC Electrical Characteristics	24-2
24-4. Package Thermal Resistance	24-3
24-5. PLL and Clock Jitter Parameters	24-4
24-6. PCI Signal Timing for Figure 24-1	24-5
25-1. PCI 6466 Mechanical Dimensions for Figure 25-1 Symbols (in Millimeters)	25-2
A-1. Universal Mode Connection Example	A-6
R-1 Available Packages	R-1

Registers

6-1.	(PCIIDR; PCI:00h) PCI Configuration ID	6-4
6-2.	(PCICR; PCI:04h) Primary PCI Command	6-4
6-3.	(PCISR; PCI:06h) Primary PCI Status	6-5
6-4.	(PCIREV; PCI:08h) PCI Revision ID	6-6
6-5.	(PCICCR; PCI:09h – 0Bh) PCI Class Code	6-6
6-6.	(PCICLSR; PCI:0Ch) PCI Cache Line Size	6-6
6-7.	(PCILTR; PCI:0Dh) Primary PCI Bus Latency Timer	6-6
6-8.	(PCIHTR; PCI:0Eh) PCI Header Type	6-7
6-9.	(PCIBISTR; PCI:0Fh) PCI Built-In Self-Test	6-7
6-10	. (PCIPBNO; PCI:18h) PCI Primary Bus Number	6-8
6-11	. (PCISBNO; PCI:19h) PCI Secondary Bus Number	6-8
6-12	. (PCISUBNO; PCI:1Ah) PCI Subordinate Bus Number	6-8
6-13	. (PCISLTR; PCI:1Bh) Secondary PCI Bus Latency Timer	6-8
6-14	. (PCIIOBAR; PCI:1Ch) I/O Base	6-9
6-15	. (PCIIOLMT; PCI:1Dh) I/O Limit	6-9
6-16	. (PCISSR; PCI:1Eh) Secondary PCI Status	6-10
6-17	. (PCIMBAR; PCI:20h) Memory Base	6-11
6-18	. (PCIMLMT; PCI:22h) Memory Limit	6-11
6-19	. (PCIPMBAR; PCI:24h) Prefetchable Memory Base	6-12
6-20	. (PCIPMLMT; PCI:26h) Prefetchable Memory Limit	6-12
6-21	. (PCIPMBARU32; PCI:28h) Prefetchable Memory Base Upper 32 Bits	6-13
6-22	. (PCIPMLMTU32; PCI:2Ch) Prefetchable Memory Limit Upper 32 Bits	6-13
6-23	. (PCIIOBARU16; PCI:30h) I/O Base Upper 16 Bits	6-13
6-24	. (PCIIOLMTU16; PCI:32h) I/O Limit Upper 16 Bits	6-13
6-25	. (CAP_PTR; PCI:34h) New Capability Pointer	6-14
6-26	. (PCIIPR; PCI:3Dh) PCI Interrupt Pin	6-14
6-27	. (BCNTRL; PCI:3Eh) Bridge Control	6-14
6-28	. (CCNTRL; PCI:40h) Chip Control	6-16
6-29	. (DCNTRL; PCI:41h) Diagnostic Control	6-17
6-30	. (ACNTRL; PCI:42h) Arbiter Control	6-17
6-31	. (PFTCR; PCI:44h) Primary Flow-Through Control	6-18
6-32	. (TOCNTRL; PCI:45h) Timeout Control	6-19
6-33	. (MSCOPT; PCI:46h) Miscellaneous Options	6-20
6-34	. (PITLPCNT; PCI:48h) Primary Initial Prefetch Count	6-22
6-35	(SITLPCNT; PCI:49h) Secondary Initial Prefetch Count	6-22
6-36	(PINCPCNT; PCI:4Ah) Primary Incremental Prefetch Count	6-23
6-37	(SINCPCNT; PCI:4Bh) Secondary Incremental Prefetch Count	6-23
	. (PMAXPCNT; PCI:4Ch) Primary Maximum Prefetch Count	
6-39	. (SMAXPCNT; PCI:4Dh) Secondary Maximum Prefetch Count	6-24
	. (SFTCR; PCI:4Eh) Secondary Flow-Through Control	
	. (BUFCR; PCI:4Fh) Buffer Control	
	(IACNTRL; PCI:50h) Internal Arbiter Control	
	. (TEST; PCI:52h) Test	
	(EEPCNTRL; PCI:54h) Serial EEPROM Control	

6-45.	(EEPADDR; PCI:55h) Serial EEPROM Address	6-29
6-46.	(EEPDATA; PCI:56h) Serial EEPROM Data	6-29
6-47.	(TMRCNTRL; PCI:61h) Timer Control.	6-30
6-48.	(TMRCNT; PCI:62h) Timer Counter	6-30
6-49.	(PSERRED; PCI:64h) P_SERR# Event Disable	6-31
6-50.	(GPIOOD[3:0]; PCI:65h) GPIO[3:0] Output Data	6-32
6-51.	(GPIOOE[3:0]; PCI:66h) GPIO[3:0] Output Enable	6-32
6-52.	(GPIOID[3:0]; PCI:67h) GPIO[3:0] Input Data	6-32
6-53.	(CLKCNTRL; PCI:68h) Clock Control	6-33
6-54.	(PSERRSR; PCI:6Ah) P_SERR# Status	6-34
6-55.	(CLKRUN; PCI:6Bh) Clock Run.	6-35
6-56.	(PVTMBAR; PCI:6Ch) Private Memory Base	6-36
6-57.	(PVTMLMT; PCI:6Eh) Private Memory Limit	6-36
6-58.	(PVTMBARU32; PCI:70h) Private Memory Base Upper 32 Bits	6-36
6-59.	(PVTMLMTU32; PCI:74h) Private Memory Limit Upper 32 Bits	6-36
6-60.	(HSSRRC; PCI:9Ch) Hot Swap Switch and Read-Only Register Control	6-37
6-61.	(GPIOOD[7:4]; PCI:9Dh) GPIO[7:4] Output Data	6-38
6-62.	(GPIOOE[7:4]; PCI:9Eh) GPIO[7:4] Output Enable	6-38
6-63.	(GPIOID[7:4]; PCI:9Fh) GPIO[7:4] Input Data	6-38
6-64.	(PWRUPSR; PCI:A0h) Power-Up Status	6-39
6-65.	(GPIOOD[15:14, 12:8]; PCI:A1h) GPIO[15:14, 12:8] Output Data	6-39
6-66.	(GPIOOE[15:14, 12:8]; PCI:A2h) GPIO[15:14, 12:8] Output Enable	6-39
6-67.	(GPIOID[15:14, 12:8]; PCI:A3h) GPIO[15:14, 12:8] Input Data	6-39
6-68.	(EXTRIDX; PCI:D3h) Extended Register Index	6-41
6-69.	(EXTRDATA; PCI:D4h) Extended Register Data	6-41
6-70.	(SCRATCHx; EXT:00h – 07h) 32-Bit Sticky Scratch	6-43
6-71.	(SPUL32BAR1; EXT:10h) Region 1 Upstream Lower 32-Bit Smart Prefetch BAR	6-43
6-72.	(SPUU32BAR1; EXT:11h) Region 1 Upstream Lower 32-Bit Smart Prefetch BAR	6-43
6-73.	(SPUL32BAR2; EXT:12h) Region 2 Upstream Lower 32-Bit Smart Prefetch BAR	6-43
6-74.	(SPUU32BAR2; EXT:13h) Region 2 Upstream Lower 32-Bit Smart Prefetch BAR	6-43
6-75.	(SPUL32BAR3; EXT:14h) Region 3 Upstream Lower 32-Bit Smart Prefetch BAR	6-44
6-76.	(SPUU32BAR3; EXT:15h) Region 3 Upstream Lower 32-Bit Smart Prefetch BAR	6-44
6-77.	(SPUBARD <i>x</i> ; EXT:16h – 19h) Regions 1 – 4 Upstream Smart Prefetch BAR Descriptors	6-44
6-78.	(SPDBARD <i>x</i> ; EXT:20h – 23h) Regions 1 – 4 Downstream Smart Prefetch BAR Descriptors	6-47
6-79.	(SPDL32BAR1; EXT:10h) Region 1 Downstream Lower 32-Bit Smart Prefetch BAR	6-49
6-80.	(SPDU32BAR1; EXT:11h) Region 1 Downstream Lower 32-Bit Smart Prefetch BAR	6-49
6-81.	(SPDL32BAR2; EXT:12h) Region 2 Downstream Lower 32-Bit Smart Prefetch BAR	6-50
6-82.	(SPDU32BAR2; EXT:13h) Region 2 Downstream Lower 32-Bit Smart Prefetch BAR	6-50
6-83.	(SPDL32BAR3; EXT:14h) Region 3 Downstream Lower 32-Bit Smart Prefetch BAR	6-50
6-84.	(SPDU32BAR3; EXT:15h) Region 3 Downstream Lower 32-Bit Smart Prefetch BAR	6-50
6-85.	(PCIBAR0; Primary PCI:10h) PCI Downstream I/O BAR 0	6-52
6-86.	(PCIBAR1; Primary PCI:14h) PCI Downstream Memory BAR 1	6-52
6-87.	(PCIBAR2; Primary PCI:18h) PCI Downstream Memory BAR 2 or	6-52

6-88.	(PCIUBAR0; Primary PCI:10h) PCI Upstream I/O or Memory BAR 0	6-53
6-89.	(PCIUBAR1; Primary PCI:14h) PCI Upstream Memory BAR 1	6-53
6-90.	(PCIUBAR2; Primary PCI:18h) PCI Upstream Memory BAR 2 or Upstream Memory Bar 1 Upper 32 Bits	6-54
6-91.	(UPSTNBAR0; EXT:08h) Upstream BAR 0 Translation Address	
	(UPSTNBAR1; EXT:09h) Upstream BAR 1 Translation Address	
	(UPSTNBAR2; EXT:0Ah) Upstream BAR 2 Translation Address or	
	Upstream BAR 1 Upper 32 Bits	6-55
6-94.	(UPSBAR0MSK; EXT:0Bh) Upstream BAR 0 Translation Mask	6-56
6-95.	(UPSBAR1MSK; EXT:0Bh) Upstream BAR 1 Translation Mask	6-56
6-96.	(UPSBAR2MSK; EXT:0Bh) Upstream BAR 2 Translation Mask	6-56
6-97.	(UPSTNE; EXT:0Bh) Upstream Translation Enable	6-57
6-98.	(DWNTNBAR0; EXT:0Ch) Downstream BAR 0 Translation Address	6-57
6-99.	(DWNTNBAR1; EXT:0Dh) Downstream BAR 1 Translation Address	6-57
6-100	. (DWNTNBAR2; EXT:0Eh) Downstream BAR 2 or	
	Downstream Memory BAR 1 Upper 32 Bits Translation Address	
	. (DWNBAR0MSK; EXT:0Fh) Downstream BAR 0 Translation Mask	
	. (DWNBAR1MSK; EXT:0Fh) Downstream BAR 1 Translation Mask	
	. (DWNBAR2MSK; EXT:0Fh) Downstream BAR 2 Translation Mask	
	. (DWNTNE; EXT:0Fh) Downstream Translation Enable	
	. (PMCAPID; PCI:DCh) Power Management Capability ID	
	. (PMNEXT; PCI:DDh) Power Management Next Capability Pointer	
	. (PMC; PCI:DEh) Power Management Capabilities	
	. (PMCSR; PCI:E0h) Power Management Control/Status	
	. (PMCSR_BSE; PCI:E2h) PMCSR Bridge Supports Extensions	
6-110	. (PMCDATA; PCI:E3h) Power Management Data	6-62
	. (HS_CNTL; PCI:E4h) Hot Swap Control	
	. (HS_NEXT; PCI:E5h) Hot Swap Next Capability Pointer	
	. (HS_CSR; PCI:E6h) Hot Swap Control/Status	
	. (PVPDID; PCI:E8h) Vital Product Data Capability ID	
	. (PVPD_NEXT; PCI:E9h) Vital Product Data Next Capability Pointer	
	. (PVPDAD; PCI:EAh) Vital Product Data Address	
	. (PVPDATA; PCI:ECh) VPD Data	
	. (PCIIDR; Primary PCI:00h, Secondary PCI:40h) PCI Configuration ID	
	. (PCICR; Primary PCI:04h, Secondary PCI:44h) Primary PCI Command	
	. (PCISR; Primary PCI:06h, Secondary PCI:46h) Primary PCI Status	
	. (PCIREV; Primary PCI:08h, Secondary PCI:48h) PCI Revision ID	
	. (PCICCR; Primary PCI:09h – 0Bh, Secondary PCI:49h – 4Bh) PCI Class Code	
	. (PCICLSR; Primary PCI:0Ch, Secondary PCI:4Ch) Primary PCI Cache Line Size	
6-124	. (PCILTR; Primary PCI:0Dh, Secondary PCI:4Dh) Primary PCI Bus Latency Timer	6-72
	. (PCIHTR; Primary PCI:0Eh, Secondary PCI:4Eh) PCI Header Type	
6-126	. (PCIBISTR; Primary PCI:0Fh, Secondary PCI:4Fh) PCI Built-In Self-Test	6-72
	. (PCIBAR0; Primary PCI:10h, Secondary PCI:50h) PCI Downstream I/O or Memory BAR 0	
6-128	. (PCIBAR1; Primary PCI:14h, Secondary PCI:54h) PCI Downstream Memory BAR 1	6-74
6-129	. (PCIBAR2; Primary PCI:18h, Secondary PCI:58h) PCI Downstream Memory BAR 2	6-75

6-130.	(PCISVID; Primary PCI:2Ch, Secondary PCI:6Ch) PCI Subsystem Vendor ID	6-76
6-131.	(PCISID; Primary PCI:2Eh, Secondary PCI:6Eh) PCI Subsystem ID	6-76
6-132.	(CAP_PTR; Primary PCI:34h, Secondary PCI:74h) New Capability Pointer	6-76
6-133.	(PCIPILR; PCI:3Ch, Secondary PCI:7Ch) Primary PCI Interrupt Line	6-77
6-134.	(PCIPIPR; PCI:3Dh, Secondary PCI:7Dh) Primary PCI Interrupt Pin	6-77
6-135.	(PCIPMGR; PCI:3Eh, Secondary PCI:7Eh) Primary PCI Minimum Grant	6-77
6-136.	(PCIPMLR; PCI:3Fh, Secondary PCI:7Fh) Primary PCI Maximum Latency	6-77
6-137.	(PCIIDR; Primary PCI:40h, Secondary PCI:00h) PCI Configuration ID	6-78
6-138.	(PCISCR; Primary PCI:44h, Secondary PCI:04h) Secondary PCI Command	6-78
6-139.	(PCISSR; Primary PCI:46h, Secondary PCI:06h) Secondary PCI Status	6-79
6-140.	(PCIREV; Primary PCI:48h, Secondary PCI:08h) PCI Revision ID	6-80
6-141.	(PCICCR; Primary PCI:49h – 4Bh, Secondary PCI:09h – 0Bh) PCI Class Code	6-80
6-142.	(PCISCLSR; Primary PCI:4Ch, Secondary PCI:0Ch) Secondary PCI Cache Line Size	6-81
6-143.	(PCISLTR; Primary PCI:4Dh, Secondary PCI:0Dh) Secondary PCI Bus Latency Timer	6-81
6-144.	(PCIHTR; Primary PCI:4Eh, Secondary PCI:0Eh) PCI Header Type	6-81
6-145.	(PCIBISTR; Primary PCI:4Fh, Secondary PCI:0Fh) PCI Built-In Self-Test	6-81
6-146.	(PCIUBAR0; Primary PCI:50h, Secondary PCI:10h) PCI Upstream I/O or Memory BAR 0	6-82
6-147.	(PCIUBAR1; Primary PCI:54h, Secondary PCI:14h) PCI Upstream Memory BAR 1	6-83
6-148.	(PCIUBAR2; Primary PCI:58h, Secondary PCI:18h) PCI Upstream Memory BAR 2 or	
	Upstream Memory Bar 1 Upper 32 Bits	6-84
6-149.	(PCISVID; Primary PCI:6Ch, Secondary PCI:2Ch) PCI Subsystem Vendor ID	6-85
6-150.	(PCISID; Primary PCI:6Eh, Secondary PCI:2Eh) PCI Subsystem ID	6-85
6-151.	(CAP_PTR; Primary PCI:74h, Secondary PCI:34h) New Capability Pointer	6-85
6-152.	(PCISILR; PCI:7Ch, Secondary PCI:3Ch) Secondary PCI Interrupt Line	6-86
6-153.	(PCISIPR; PCI:7Dh, Secondary PCI:3Dh) Secondary PCI Interrupt Pin	6-86
6-154.	(PCISMGR; PCI:7Eh, Secondary PCI:3Eh) Secondary PCI Minimum Grant	6-86
6-155.	(PCISMLR; PCI:7Fh, Secondary PCI:3Fh) Secondary PCI Maximum Latency	6-86
6-156.	(BCNTRL; PCI:42h) Bridge Control	6-88
6-157.	(PFTCR; PCI:44h) Primary Flow-Through Control	6-90
6-158.	(TOCNTRL; PCI:45h) Timeout Control	6-91
6-159.	(MSCOPT; PCI:46h) Miscellaneous Options	6-92
	(PITLPCNT; PCI:48h) Primary Initial Prefetch Count	
6-161.	(SITLPCNT; PCI:49h) Secondary Initial Prefetch Count	6-94
6-162.	(PINCPCNT; PCI:4Ah) Primary Incremental Prefetch Count	6-95
6-163.	(SINCPCNT; PCI:4Bh) Secondary Incremental Prefetch Count	6-95
6-164.	(PMAXPCNT; PCI:4Ch) Primary Maximum Prefetch Count	6-96
6-165.	(SMAXPCNT; PCI:4Dh) Secondary Maximum Prefetch Count	6-96
6-166.	(SFTCR; PCI:4Eh) Secondary Flow-Through Control	6-97
6-167.	(BUFCR; PCI:4Fh) Buffer Control	6-98
6-168.	(IACNTRL; PCI:50h) Internal Arbiter Control	6-99
6-169.	(TEST; PCI:52h) Test	6-100
6-170.	(EEPCNTRL; PCI:54h) Serial EEPROM Control	6-100
6-171.	(EEPADDR; PCI:55h) Serial EEPROM Address	6-101
6-172.	(EEPDATA; PCI:56h) Serial EEPROM Data	6-101
6-173.	(TMRCNTRL; PCI:61h) Timer Control.	6-102
6-174	(TMRCNT: PCI:62h) Timer Counter	6-102

6-175.	(XBDWNCA; PCI:80h) Cross-Bridge Downstream Configuration Address	6-105
6-176.	(XBDWNCD; PCI:84h) Cross-Bridge Downstream Configuration Data	6-105
6-177.	(XBUPSCA; PCI:88h) Cross-Bridge Upstream Configuration Address	6-105
6-178.	(XBUPSCD; PCI:8Ch) Cross-Bridge Upstream Configuration Data	6-105
6-179.	(XBDWNCOS; PCI:90h) Cross-Bridge Downstream Configuration Ownership Semaphore	6-106
6-180.	(XBUPSCOS; PCI:91h) Cross-Bridge Upstream Configuration Ownership Semaphore	6-106
6-181.	(XBCOS; PCI:92h) Cross-Bridge Configuration Ownership Status	6-106
6-182.	(CLKCNTRL; PCI:94h) Clock Control	6-107
6-183.	(PSERRED; PCI:96h) P_SERR# Event Disable	6-108
6-184.	(SSERRED; PCI:97h) S_SERR# Event Disable	6-109
6-185.	(PSSERRSR; PCI:98h) P_SERR# and S_SERR# Status	6-110
6-186.	(GPIOOD[3:0]; PCI:99h) GPIO[3:0] Output Data	6-111
6-187.	(GPIOOE[3:0]; PCI:9Ah) GPIO[3:0] Output Enable	6-111
6-188.	(GPIOID[3:0]; PCI:9Bh) GPIO[3:0] Input Data	6-111
6-189.	(HSSRRC; PCI:9Ch) Hot Swap Switch and Read-Only Register Control	6-112
6-190.	(GPIOOD[7:4]; PCI:9Dh) GPIO[7:4] Output Data	6-113
6-191.	(GPIOOE[7:4]; PCI:9Eh) GPIO[7:4] Output Enable	6-113
6-192.	(GPIOID[7:4]; PCI:9Fh) GPIO[7:4] Input Data	6-113
6-193.	(PWRUPSR; PCI:A0h) Power-Up Status	6-114
6-194.	(GPIOOD[15:14, 12:8]; PCI:A1h) GPIO[15:14, 12:8] Output Data	6-114
6-195.	(GPIOOE[15:14, 12:8]; PCI:A2h) GPIO[15:14, 12:8] Output Enable	6-114
6-196.	(GPIOID[15:14, 12:8]; PCI:A3h) GPIO[15:14, 12:8] Input Data	6-114
6-197.	(UPSMSG0; PCI:A4h) Upstream Message 0	6-115
6-198.	(UPSMSG1; PCI:A5h) Upstream Message 1	6-115
6-199.	(UPSMSG2; PCI:A6h) Upstream Message 2	6-115
6-200.	(UPSMSG3; PCI:A7h) Upstream Message 3	6-115
6-201.	(DWNMSG0; PCI:A8h) Downstream Message 0	6-116
6-202.	(DWNMSG1; PCI:A9h) Downstream Message 1	6-116
6-203.	(DWNMSG2; PCI:AAh) Downstream Message 2	6-116
6-204.	(DWNMSG3; PCI:ABh) Downstream Message 3	6-116
6-205.	(MSICAPID; PCI:ACh) Message Signaled Interrupts Capability ID	6-117
6-206.	(MSINEXT; PCI:ADh) Message Signaled Interrupts Next Capability Pointer	6-117
6-207.	(MSIC; PCI:AEh) Message Signaled Interrupts Control	6-117
6-208.	(MSIADDR; PCI:B0h) Message Signaled Interrupts Address	6-118
6-209.	(MSIUADDR; PCI:B4h) Message Signaled Interrupts Upper Address	6-118
6-210.	(MSIDATA; PCI:B8h) Message Signaled Interrupts Data	6-118
6-211.	(DWNDBIE; PCI:C0h) Downstream Doorbell Interrupt Enable	6-119
6-212.	(DWNDBIR; PCI:C2h) Downstream Doorbell Interrupt Request	6-119
6-213.	(UPSDBIE; PCI:C4h) Upstream Doorbell Interrupt Enable	6-119
6-214.	(UPSDBIR; PCI:C6h) Upstream Doorbell Interrupt Request	6-119
6-215.	(DWNDBIS; PCI:C8h) Downstream Doorbell Interrupt Status	6-120
6-216.	(DWNINTSR; PCI:CAh) Downstream Interrupt Status	6-120
6-217.	(UPSINTE; PCI:CBh) Upstream Interrupt Enable	6-120
6-218.	(UPSDBIS; PCI:CCh) Upstream Doorbell Interrupt Status	6-121
	(UPSINTSR: PCI:CEh) Upstream Interrupt Status	

6-220.	(DWNINTE; PCI:CFh) Downstream Interrupt Enable	6-121
6-221.	(NTCOS; PCI:D2h) Non-Transparent Configuration Ownership Semaphore Mechanism	6-122
6-222.	(EXTRIDX; PCI:D3h) Extended Register Index	6-124
6-223.	(EXTRDATA; PCI:D4h) Extended Register Data	6-124
6-224.	(SCRATCHx; EXT:00h – 07h) 32-Bit Sticky Scratch	6-126
6-225.	(SPUL32BAR1; EXT:10h) Region 1 Upstream Lower 32-Bit Smart Prefetch BAR	6-126
6-226.	(SPUU32BAR1; EXT:11h) Region 1 Upstream Lower 32-Bit Smart Prefetch BAR	6-126
6-227.	(SPUL32BAR2; EXT:12h) Region 2 Upstream Lower 32-Bit Smart Prefetch BAR	6-126
6-228.	(SPUU32BAR2; EXT:13h) Region 2 Upstream Lower 32-Bit Smart Prefetch BAR	6-126
6-229.	(SPUL32BAR3; EXT:14h) Region 3 Upstream Lower 32-Bit Smart Prefetch BAR	6-127
6-230.	(SPUU32BAR3; EXT:15h) Region 3 Upstream Lower 32-Bit Smart Prefetch BAR	6-127
6-231.	(SPUBARDx; EXT:16h – 19h) Regions 1 – 4 Upstream Smart Prefetch BAR Descriptors	6-127
6-232.	(SPDBARD x ; EXT:20h – 23h) Regions 1 – 4 Downstream Smart Prefetch BAR Descriptors	6-130
6-233.	(SPDL32BAR1; EXT:10h) Region 1 Downstream Lower 32-Bit Smart Prefetch BAR	6-133
6-234.	(SPDU32BAR1; EXT:11h) Region 1 Downstream Lower 32-Bit Smart Prefetch BAR	6-133
6-235.	(SPDL32BAR2; EXT:12h) Region 2 Downstream Lower 32-Bit Smart Prefetch BAR	6-133
6-236.	(SPDU32BAR2; EXT:13h) Region 2 Downstream Lower 32-Bit Smart Prefetch BAR	6-133
6-237.	(SPDL32BAR3; EXT:14h) Region 3 Downstream Lower 32-Bit Smart Prefetch BAR	6-133
6-238.	(SPDU32BAR3; EXT:15h) Region 3 Downstream Lower 32-Bit Smart Prefetch BAR	6-133
6-239.	(UPSTNBAR0; EXT:08h) Upstream BAR 0 Translation Address	6-135
6-240.	(UPSTNBAR1; EXT:09h) Upstream BAR 1 Translation Address	6-135
6-241.	(UPSTNBAR2; EXT:0Ah) Upstream BAR 2 Translation Address or Upstream BAR 1 Upper 32 Bits	6-135
6-242.	(UPSBAR0MSK; EXT:0Bh) Upstream BAR 0 Translation Mask	
	(UPSBAR1MSK; EXT:0Bh) Upstream BAR 1 Translation Mask	
	(UPSBAR2MSK; EXT:0Bh) Upstream BAR 2 Translation Mask	
	(UPSTNE; EXT:0Bh) Upstream Translation Enable	
	(DWNTNBAR0; EXT:0Ch) Downstream BAR 0 Translation Address	
6-247.	(DWNTNBAR1; EXT:0Dh) Downstream BAR 1 Translation Address	6-138
6-248.	(DWNTNBAR2; EXT:0Eh) Downstream BAR 2 or Downstream Memory BAR 1 Upper 32 Bits Translation Address	6-138
6-249.	(DWNBAR0MSK; EXT:0Fh) Downstream BAR 0 Translation Mask	
	(DWNBAR1MSK; EXT:0Fh) Downstream BAR 1 Translation Mask	
	(DWNBAR2MSK; EXT:0Fh) Downstream BAR 2 Translation Mask	
	(DWNTNE; EXT:0Fh) Downstream Translation Enable	
	(CCNTRL; PCI:D8h) Chip Control	
	(DCNTRL; PCI:D9h) Diagnostic Control	
	(ACNTRL; PCI:DAh) Arbiter Control	
	(PMCAPID; PCI:DCh) Power Management Capability ID	
	(PMNEXT; PCI:DDh) Power Management Next Capability Pointer	
6-258.	(PMC; PCI:DEh) Power Management Capabilities	6-144
6-259.	(PMCSR; PCI:E0h) Power Management Control/Status	6-145
6-260.	(PMCSR_BSE; PCI:E2h) PMCSR Bridge Supports Extensions	6-145
	(PMCDATA; PCI:E3h) Power Management Data	
	(HS_CNTL; PCI:E4h) Hot Swap Control	
	(HS_NEXT: PCI:E5h) Hot Swap Next Capability Pointer	

6-264.	(HS_CSR; PCI:E6h) Hot Swap Control/Status	6-146
6-265.	(PVPDID; PCI:E8h) Vital Product Data Capability ID	6-147
6-266.	(PVPD_NEXT; PCI:E9h) Vital Product Data Next Capability Pointer	6-147
6-267.	(PVPDAD; PCI:EAh) Vital Product Data Address	6-147
6-268.	(PVPDATA; PCI:ECh) VPD Data	6-148

PREFACE

The information contained in this document is subject to change without notice. Although an effort has been made maintain accurate information, there may be misleading or even incorrect statements made herein.

Supplemental Documentation

- PCI Special Interest Group (PCI-SIG)
 5440 SW Westgate Drive #217, Portland, OR 97221 USA
 Tel: 503 291-2569, Fax: 503 297-1090, http://www.pcisig.com
 - PCI Local Bus Specification, Revision 2.1
 - PCI Local Bus Specification, Revision 2.3
 - PCI Local Bus Specification, Revision 3.0
 - PCI to PCI Bridge Architecture Specification, Revision 1.2
 - PCI Bus Power Management Interface Specification, Revision 1.1
- PCI Industrial Computer Manufacturers Group (PICMG)
 c/o Virtual Inc., 401 Edgewater Place, Suite 500, Wakefield, MA 01880, USA
 Tel: 781 246-9318, Fax: 781 224-1239, http://www.picmg.org
 - PICMG 2.1, R2.0, CompactPCI Hot Swap Specification
- The Institute of Electrical and Electronics Engineers, Inc.
 445 Hoes Lane, PO Box 1331, Piscataway, NJ 08855-1331, USA
 Tel: 800 678-4333 (domestic only) or 732 981-0060, Fax: 732 981-1721, http://www.ieee.org
 - IEEE Standard 1149.1-1990, IEEE Standard Test Access Port and Boundary-Scan Architecture, 1990

Note: In this data book, shortened titles are provided to the previously listed documents. The following table lists these abbreviations.

Supplemental Documentation Abbreviations

Abbreviation	Document
PCI r2.1	PCI Local Bus Specification, Revision 2.1
PCI r2.3	PCI Local Bus Specification, Revision 2.3
PCI r3.0	PCI Local Bus Specification, Revision 3.0
P-to-P Bridge r1.2	PCI to PCI Bridge Architecture Specification, Revision 1.2
PCI Power Mgmt. r1.1	PCI Bus Power Management Interface Specification, Revision 1.1
PICMG 2.1 R2.0	PICMG 2.1 R2.0 CompactPCI Hot Swap Specification
IEEE Standard 1149.1-1990	IEEE Standard Test Access Port and Boundary-Scan Architecture

DATA ASSIGNMENT CONVENTIONS

Data Assignment Conventions

Data Width	PCI 6466 Convention
1 byte (8 bits)	Byte
2 bytes (16 bits)	Word
4 bytes (32 bits)	DWORD/Dword
8 bytes (64 bits)	QWORD/Qword

REVISION HISTORY

Date	Version	Comments	
4/05	1.0	Production Release Silicon Revision CB.	



PCI 6466

Dual-Mode Universal PCI-to-PCI Bridge

April 2005 Version 1.0 High-Performance, Asynchronous 64-Bit, 66 MHz Bridge for Server, Storage, Communications, and Embedded-Control Applications

FEATURE SUMMARY

The PLX FastLane™ PCI 6466 PCI-to-PCI Bridge is a universal device capable of 64-bit, 66 MHz operation. The device is designed for high-performance and high-availability uses, such as PCI slot expansion, multi-device attachment, frequency conversion, high-availability Hot Swap, and universal system-to-system bridging. The PCI 6466 has sophisticated buffer management and buffer configuration options designed to provide customizable performance for efficient throughput, and offers both Transparent mode and true Non-Transparent operation.


- PCI r3.0-compliant at 64-bit, 66 MHz
- Backward compatible with PCI r2.2
- 5V tolerant I/O
- Asynchronous design for primary and secondary ports
 - 25 to 66 MHz operation
 - Either port may run at the higher frequency
- 16 GPIO pins with output control
 - Eight pins have power-up status latch capabilities
- PICMG 2.1 R2.0 with PI = 1
 - · Support for device hiding
- · Flow-through, zero wait state bursts of up to 4 KB
 - Optimal for large volume Data transfer
- Supports up to four simultaneous Posted Writes and Delayed transactions in each direction
- Optional segmented 1-KB buffer for each of the four Read FIFO entries
- 10-KB buffers
 - 1-KB downstream Posted Write buffer
 - 1-KB upstream Posted Write buffer
 - 4-KB downstream Read Data buffer
 - 4-KB upstream Read Data buffer
- Configurable prefetch size of up to 2 KB
- Buffer management allowing timed flush of FIFO
- 5 secondary clock outputs
 - · Pin-controlled enable
 - Individual maskable control

- · Supports downstream and upstream Lock
- Supports secondary port Private Devices and Private Memory space (equivalent to Opaque memory)
- · Reference clock input option
- Primary and secondary port PCI frequency detection
- Serial EEPROM loadable
- Programmable PCI Read-Only register configurations
- Programmable arbitration for eight secondary bus masters
 - Optional External Arbiter
- PCI Mobile Design Guide and Power Management D_{3cold} Wakeup capable
 - PME# support
- Enhanced address decoding
 - Supports 32-bit I/O address range
 - 32-bit Memory-Mapped I/O Address range
 - ISA-Aware mode for legacy support in the first 64 KB of I/O address range
 - VGA addressing and palette snooping support
- IEEE Standard 1149.1-1990 JTAG interface
- Low power 0.25µ CMOS process
- Industry standard 27 x 27 mm 380-pin (ball)
 PBGA package

PCI 6466 Transparent, Non-Transparent, and Universal Mode Features

- Programmable Transparent, Non-Transparent and Universal mode operation
- Jumperless switching between system slot and peripheral slot applications in a CompactPCI system (Universal mode)
- Address re-mapping to secondary PCI Bus
- Pin-selectable primary or secondary port system boot-up priority
- Optional default 16 MB Memory space capability, to avoid Initially Retry or Initially Not Respond requirement
- Semaphore mechanism-backed Cross-Bridge Configuration space access

- Powerful multi-source (direct-encoded, doorbell, external pin) programmable Interrupt pins for primary and secondary ports
- · Behaves as a Memory-Mapped PCI device
- Primary and secondary port controllable GPIOs
- Available primary and secondary Power Status inputs for port power detection
- Power Good input for full chip reset
- Independent primary and secondary port Reset inputs
- · Configurable primary and secondary Reset outputs
- Sticky Scratch registers, immune to PCI resets



PCI 6466 Block Diagram

1 INTRODUCTION

This section provides information about PLX Technology, Inc., and its products, the FastLane™ PCI 6000 Bridge Series, and PCI 6466 features and applications.

1.1 COMPANY AND PRODUCT INFORMATION

PLX Technology, Inc., is the leading supplier of standard interconnect silicon to the storage, communications, server, and embedded-control industries. PLX's comprehensive I/O interconnect product offering ranges from I/O accelerators, PCI-to-PCI bridges, PCI-X-to-PCI-X bridges, and HyperTransport™ bridges to the PLX PCI Express-based family of switches and bridges currently under development.

In addition to a broad product offering, PLX provides development tool support through Software Development Kits (SDKs), hardware Rapid Development Kits (RDKs), and third-party tool support through the PLX Partner Program. Our complete tool offering, combined with leadership PLX silicon, enables system designers to maximize system throughput, lower development costs, minimize system design risk, and provide faster time to market.

PLX commitment to meeting customer requirements extends beyond complete product solutions, and includes active participation in industry associations. PLX contributes to the key standard-setting bodies in our industry, including PCI-SIG™ (the special interest group responsible for the creation and release of all PCI specifications), PICMG[®] (the organization responsible CompactPCI and the new AdvancedTCA™ standard for fabrics), HyperTransport™ Consortium, and Blade Systems Alliance (BladeS). Furthermore, PLX is a key developer for PCI Express technology and a member of the Intel Developers Network for PCI Express Technology.

Founded in 1986, PLX has been developing products based on the PCI industry standard since 1994. PLX is publicly traded (NASDAQ:PLXT) and headquartered in Sunnyvale, CA, USA, with other domestic offices in Utah and Southern California. PLX European operations are based in the United Kingdom and Asian operations are based in China and Japan.

1.2 FASTLANE PCI 6000 BRIDGE SERIES

The PLX FastLane PCI 6000 series offers the industry's broadest set of PCI-to-PCI and PCI-X-to-PCI-X bridges. These bridges allow additional devices to be attached to the PCI Bus, and provide the ability to include intelligent adapters on a PCI Bus. In addition, these bridges allow PCI Buses of different speeds to be part of the same subsystem. (Refer to Table 1-1 and Figure 1-1.)

The PLX PCI and PCI-X family of interconnect products include both PCI-to-PCI and PCI-X-to-PCI-X bridging devices, offering system designers innovative features along with improved I/O performance. The PLX FastLane PCI 6000 series of PCI-to-PCI bridging products provide support for the entire range of current PCI Bus data widths and speeds, including 32-bit 33 MHz, 64-bit 66 MHz, and the latest 64-bit 133 MHz PCI-X variety of the standard.

The FastLane PCI 6000 product line is distinguished by featuring the widest range of options, lowest power requirements, highest performance, and smallest footprint in the industry. The product line includes features such as the ability to clock the PCI Bus segments asynchronously to one another, and operate the component in Transparent or *true* Non-Transparent mode. Universal mode is crucial when the same module is designed to be used as a system host or peripheral.

The entire line of PLX bridging products are designed to provide high-performance interconnect for servers, storage, telecommunications, networking, and embedded applications. Like all PLX interconnect chips, the FastLane PCI 6000 series products are supported by PLX comprehensive reference design tools and the industry-recognized PLX support infrastructure.

Table 1-1. FastLane PCI 6000 Series PCI Bridge Product Comparison

Features	PCI 6140-AA33PC	PCI 6150-BB66BC PCI 6150-BB66PC	PCI 6152-CC33BC PCI 6152-CC33PC	PCI 6152-CC66BC	PCI 6154-BB66BC	PCI 6156-DA33PC
PCI Bus Type	32-bit 33 MHz PCI	32-bit 66 MHz PCI	32-bit 33 MHz PCI	32-bit 66 MHz PCI	64-bit 66 MHz PCI	32-bit 33 MHz PCI
PCI Local Bus Support	r2.1 compliant	r2.3 compliant	r2.2 compliant	r2.2 compliant	r2.3 compliant	r2.2 compliant
3.3 and 5V Tolerant I/O	Yes	Yes	Yes	Yes	Yes	Yes
Asynchronous Operation	No	25 to 66 MHz	No	No	25 to 66 MHz	No
Power Dissipation	200 mW	1.8W	300 mW	300 mW	2.0W	300 mW
GPIO Interface	No	Four GPIO Pins	Four GPIO Pins	Four GPIO Pins	Four GPIO Pins	No
Transparency Modes	Transparent only	Transparent only	Transparent only	Transparent only	Transparent only	Transparent only
CompactPCI- Compatible Hot Swap	Friendly	r2.0 with PI = 1	Friendly	Friendly	_	_
Data FIFO	_	1 KB FIFO	_	_	1 KB FIFO	_
Number of Bus Masters on Secondary Bus	Up to 4	Up to 9	Up to 4	Up to 4	Up to 9	Up to 10
Retry Architecture	Standard	Standard	Performance- Optimized	Performance- Optimized	Standard	Performance- Optimized
Programmable Flow-Through	_	Yes	_	_	Yes	_
Programmable Prefetch	Not specified	Up to 4 KB	N/A	N/A	Up to 4 KB	N/A
Zero Wait State Burst	Up to 1 KB	Up to 1 KB	Up to 1 KB	Up to 1 KB	Up to 1 KB	Up to 1 KB
Serial EEPROM Support	_	Yes	Yes	Yes	Yes	Yes
Vital Product Data Registers	_	Yes	Yes	Yes	Yes	Yes
D ₃ Wakeup Power Management	Yes	Yes	Yes	Yes	Yes	Yes
Secondary Clock Outputs	Yes	Yes	Yes	Yes	Yes	Yes
JTAG Support	_	IEEE 1149.1 compliant	_	_	IEEE 1149.1 compliant	_
Packaging	PQFP-128	PBGA-256	Tiny BGA-160	Tiny BGA-160	PBGA-304	PQFP-208
Packaging		PQFP-208	PQFP-160			
Package Size	23 x 17 mm	17 x 17 mm	15 x 15 mm	15 x 15 mm	31 x 31 mm	31 x 31 mm
i ackaye Size		31 x 31 mm	32 x 32 mm			
Rapid Development Kit	PCI 6140RDK	PCI 6150RDK	PCI 6152RDK	PCI 6152RDK	PCI 6154RDK	PCI 6156RDK

Table 1-1. FastLane PCI 6000 Series PCI Bridge Product Comparison (Continued)

Features	PCI 6350-AA66PC	PCI 6254-BB66BC	PCI 6466-CB66BI	PCI 6520-XX	PCI 6540-XX
PCI Bus Type	32-bit 66 MHz PCI	64-bit 66 MHz PCI	64-bit 66 MHz PCI	64-bit 133 MHz PCI-X	64-bit 133 MHz PCI-X
PCI Local Bus Support r2.2 compliant r2.3 compliant		r3.0 compliant	r3.0 compliant	r3.0 compliant	
3.3 and 5V Tolerant I/O	Yes	Yes	Yes	Yes	Yes
Asynchronous Operation	Yes	25 to 66 MHz	25 to 66 MHz	33 to 133 MHz	25 to 133 MHz
Power Dissipation	1.47W	2.0W	1.0W	1.0W	1.0W
GPIO Interface	Four GPIO Pins	16 GPIO Pins	16 GPIO Pins	8 GPIO Pins	16 GPIO Pins
Transparency Modes	Transparent only	Transparent, Non-Transparent and Universal modes	Transparent, Non-Transparent and Universal modes	Transparent only	Transparent, Non-Transparent and Universal modes
CompactPCI- Compatible Hot Swap	_	r2.0 with PI = 1	r2.0 with PI = 1	_	r2.0 with PI = 1
Data FIFO	192 byte	1 KB FIFO	10 KB FIFO	10 KB FIFO	10 KB FIFO
Number of Bus Masters on Secondary Bus	Up to 9	Up to 9	Up to 8	Up to 8	Up to 8
Retry Architecture	Standard	Standard	Standard	Standard	Standard
Programmable Flow-Through	Yes	Yes	Yes	Yes	Yes
Programmable Prefetch	Up to 2 KB	Up to 4 KB	Up to 4 KB	Up to 4 KB	Up to 4 KB
Zero Wait State Burst	Up to 4 KB	Up to 1 KB	Up to 4 KB	Up to 4 KB	Up to 4 KB
Serial EEPROM Support	Yes	Yes	Yes	Yes	Yes
Vital Product Data Registers	Yes	Yes	Yes	Yes	Yes
D ₃ Wakeup Power Management	Yes	Yes	Yes	Yes	Yes
Secondary Clock Outputs	Yes	Yes	Yes	Yes	Yes
JTAG Support	IEEE 1149.1 compliant	IEEE 1149.1 compliant	IEEE 1149.1 compliant	IEEE 1149.1 compliant	IEEE 1149.1 compliant
Packaging	PBGA-256 PQFP-208	PBGA-365	PBGA-380	PBGA-380	PBGA-380
Package Size	17 x 17 mm 31 x 31 mm	31 x 31 mm	27 x 27 mm	27 x 27 mm	27 x 27 mm
Rapid Development Kit	PCI 6350RDK	PCI 6254RDK	PCI 6466RDK	PCI 6520RDK	PCI 6540RDK




Figure 1-1. FastLane PCI 6000 Bridge Series

1.2.1 PCI 6466

The PCI 6466 is the most powerful *PCI-to-PCI* bridging device offered in the industry. As illustrated in Figure 1-2, the PCI 6466 is a two-port device providing full *asynchronous* operation between the *primary* and *secondary* ports. The secondary bus may be run faster than the primary bus, and vice versa.

The PCI 6466 is a dual-mode device, providing *Transparent* and *Non-Transparent* operation in a single product, and can be used in *Universal* mode, providing the ability to operate the product in a CompactPCI system slot or peripheral slot.

A *transparent* PCI bridge is meant to provide electrical isolation to the system. It allows additional loads (and devices) to be attached to the bus, and can also be used to operate dissimilar PCI Bus data widths and speeds on the same system. *For example*, a transparent bridge can allow several 64-bit, 66 MHz PCI devices to attach to a 66 MHz PCI slot.

A non-transparent PCI bridge offers address isolation in addition to electrical isolation. Devices on both sides of the bridge retain their own independent Memory space, and data from one side of the bridge is forwarded to the other side, using an address translation mechanism. A non-transparent bridge is used when there is more than one intelligent entity (such as multiple processors) in the system. It is a common mechanism used for creating intelligent I/O cards and multi-processor systems.

An asynchronous bridge provides the ability to run each port from a completely independent clock. This allows the system designer to provide the highest performance on each side of the bridge, without forcing one side to slow down based on a slower device on the other side of the bridge. The advantage of an asynchronous bridge is that the two clock domains can be arbitrarily different, and not based on a synchronous version of the other clock.




Figure 1-2. PCI 6466 PCI-to-PCI Bridge

1.3 FEATURE DESCRIPTION

The PCI 6466 provides a range of added-value features to system designers, including:

- Two PCI ports, each capable of running at 64-bit, 66 MHz
- PCI r3.0-compliant at 64-bit, 66 MHz
- Backward compatible with PCI r2.3
- Asynchronous primary and secondary ports
 - Ports can operate from 25 MHz to 66 MHz
 - Either port can operate slower or faster than the other port
- Transparent or Non-Transparent mode operation
- Universal mode operation
 - Allows the same card to operate as a system card or peripheral card in a CompactPCI chassis
- 5V tolerant I/O
- · Programmable prefetch
- Programmable Flow Through
- · Zero wait state burst
- 10-KB Data FIFO
- 5 secondary clock outputs
- · Reference clock input for frequency detection
- PCI Power Management support
- Arbitration support for eight secondary bus masters

- Serial EEPROM for configuration
- 16 General Purpose I/O pins
- Hot Swap Ready
- Vital Product Data (VPD)
- · JTAG boundary scan

1.4 APPLICATIONS

1.4.1 Multiple Device Expansion

Figure 1-3 illustrates the PCI 6466 being used to provide electrical isolation to the PCI Bus. This is necessary because PCI slots restrict the number of loads that can be accommodated. This configuration is a common mechanism for providing multiple, high-speed Ethernet or Fibre Channel connections on a single PCI card.




Figure 1-3. Multiple Device Expansion

1.4.2 Intelligent Adapters

Figure 1-4 illustrates how the PCI 6466 can be used to allow multiple CPUs to be included in a single system. Because the host (not shown) and card CPU both expect to enumerate and control the entire address space, the PCI 6466 bridge must isolate the address spaces. This configuration is used to create RAID controller cards, and various types of intelligent adapter cards in storage and communication subsystems.




Figure 1-4. Intelligent Adapters

1.4.3 CompactPCI Universal Application

Figure 1-5 illustrates the PCI 6466 being used in *Universal* mode. In this application, the same card can be used without jumpers for the system slot or peripheral slot in a CompactPCI backplane. The PCI 6466 senses the type of slot (system or peripheral) and configures itself as *Transparent* or *Non-Transparent*, as appropriate.

In the system slot, the CPU is expected to operate as a host, and the PCI 6466 operates in Transparent mode. In the peripheral slot, the CPU is part of an intelligent subsystem, and the PCI 6466 is configured in Non-Transparent mode.




Figure 1-5. CompactPCI Universal Application

2 FUNCTIONAL OVERVIEW

This section describes general operation of the PCI 6466 bridge, and provides an overview of write and read transactions, and Non-Transparent mode.

2.1 GENERAL OPERATION

As illustrated in Figure 2-1, the PCI 6466 uses programmable buffers to regulate data flow between the primary and secondary ports. There are two sets of buffers—one for *downstream* commands (data flows from primary-to-secondary bus) and one for *upstream* commands (data flows from secondary-to-primary bus). The buffers are organized as follows:

- 4-Entry Write buffer (1 KB)
- · 4-Entry Read buffer (4 KB)

Each PCI port can run at different (asynchronous) frequencies, which allows the designer to optimize the performance of each bus. Both the primary and secondary PCI ports may be operated at 32- or 64-bit bus data widths, and the two buses may be of different widths.

The PCI 6466 provides an Internal Arbiter function on the secondary bus, for up to eight secondary bus masters. However, the Internal Arbiter may be disabled if an External Arbiter is used. The PCI 6466 also sources five secondary PCI clock outputs.

The PCI 6466 is CompactPCI Hot Swap *Ready*, and complies with *PICMG 2.1 R2.0* with *High Availability* Programming Interface level 1 (PI = 1). (Refer to Section 21, "Hot Swap," for further details.)

The PCI 6466 provides features satisfying the requirements of *PCI Power Mgmt. r1.1*, supporting Power Management states D_0 through D_{3cold} and D_{3hot} . Both the primary and secondary PCI ports provide a PME# pin. (Refer to Section 20, "Power Management," for further details.)

The PCI 6466 supports a serial EEPROM device for register configuration data. This allows the PCI 6466 to automatically load custom configuration upon power-up, which minimizes the software overhead of configuring the bridge through a host processor.

The PCI 6466 fully supports Vital Product Data (VPD) by providing the Address, Data, and Control registers (PVPDAD; PCI:EAh, PVPDATA; PCI:ECh, PVPDID; PCI:E8h, and PVPD_NEXT; PCI:E9h) for accessing VPD stored in the unused portion of the serial EEPROM. VPD allows reading or writing of user data to the upper 192 bytes of serial EEPROM space, and that data can contain information such as board serial number, software revision, firmware revision, or other data required for non-volatile storage. (Refer to Section 22, "VPD," for further details.)




Figure 2-1. PCI 6466 Block Diagram

2.2 WRITE TRANSACTIONS

The primary or secondary bus accomplishes a Write operation by placing the address and data into the *Write buffer*. This initiates a PCI Write operation on the other bus. The Write operation is called a *Posted Write* operation, because the initiating bus performs the write, then moves on without waiting for the operation to complete.

The PCI 6466 provides the ability to combine Write operations when the operations are directed at the same Address range. The device recognizes when Write operations are directed at consecutive addresses, and accumulates and bursts those Write operations to the PCI Bus for increased bandwidth.

In addition, the PCI 6466 has the capability to start a Write operation before receiving all Write data. In this case, the Write operation begins when there is sufficient Write data to begin the burst, providing a Flow-Through operation as the balance of the Write data arrives in the device.

2.3 READ TRANSACTIONS

When the downstream or upstream bus needs to read data from the other bus, the bus places the Read request into the *Read Command queue*. This initiates a Read operation on the other bus, and the data is placed into the associated *Read buffer* as it returns.

For PCI transactions, there is an additional prefetch mechanism when returning the requested Read data. In this mode, the PCI 6466 can be programmed to prefetch up to 2 KB of data at a time. This data is stored in the Read buffer and is not flushed until the buffer times out. If requested, prefetched data can be delivered to the PCI Bus without the normal read on the other bus.

2.4 NON-TRANSPARENT MODE

The PCI 6466 controls Non-Transparent Read and Write operations in a similar way to Transparent operations, but with address translation as an additional step in the downstream and upstream directions.

A Non-Transparent PCI bridge is used when there is more than one intelligent entity in a system (*such as* multiple processors). The bridge isolates processor domains by providing a Type 0 Configuration header to each CPU, and allowing data to transfer between the domains using address translation. Therefore, a processor on one bus *cannot* directly detect devices connected to the other bus.

The PCI 6466 has three Base Address registers (BARs), which allow address translation to occur in the downstream and upstream directions, for a total of six BARs. (Refer to Table 2-1.)

Therefore, it is possible to configure three 32-bit Memory BARs, one 32-bit I/O BAR and two 32-bit Memory BARs, or one 32-bit I/O (or Memory) BAR, plus one 64-bit Memory BAR.

In addition to address translation, the PCI 6466 has other communication mechanisms between the processors and their domains. This includes software-based Doorbell interrupts, hardware-based GPIO interrupts, and semaphore mechanism-based cross-bridge communication.

(Refer to Section 6.2, "PCI Configuration Register Address Mapping—Non-Transparent Mode," and Section 19, "Non-Transparent Mode," for further details.)

BAR	Downstream Direction (PCIBARx)	Upstream Direction (PCIUBARx)	
I/O or Memory BAR 0 (32 bits) PCIBAR0; Primary PCI:10h, Secondary PCI:50h		PCIUBAR0; Primary PCI:50h, Secondary PCI:10h	
Memory BAR 1 (32 bits)	PCIBAR1; Primary PCI:14h, Secondary PCI:54h	PCIUBAR1; Primary PCI:54h, Secondary PCI:14h	
Memory BAR 2 (32 bits) or Memory 1 BAR Upper 32 bits	PCIBAR2; Primary PCI:18h, Secondary PCI:58h	PCIUBAR2; Primary PCI:58h, Secondary PCI:18h	

3 PIN DESCRIPTION

This section describes the PCI 6466 pins (balls), including pin summary, pull-up and pull-down resistor recommendations, power supply de-coupling, and pinout listings.

3.1 PIN SUMMARY

Tables 3-4 through Table 3-13 describe each PCI 6466 pin common to all modes of operation:

- · PCI Primary Bus Interface
- · PCI Secondary Bus Interface
- · Clock-Related
- Reset
- CompactPCI Hot Swap
- JTAG
- Serial EEPROM Interface
- GPIO
- Miscellaneous
- · Power, Ground, and No Connect

The pins listed in Table 3-14 are multiplexed between Transparent and Non-Transparent modes.

For a visual view of the PCI 6466 pinout, refer to Section 25, "Mechanical Specs."

Table 3-1 lists abbreviations used in Section 3 to represent various pin types.

Table 3-1. Pin Type Abbreviations

Abbreviation	Pin Type
I	CMOS Input (5V input tolerant, I/O V _{DD} =3.3V)
I/O	CMOS Bi-Directional Input Output (5V input tolerant, I/O V _{DD} =3.3V)
0	CMOS Output
OD	Open Drain
OZ	Output Three-State
PCI	PCI Compliant
PI	PCI Input (5V input tolerant, I/O V _{DD} =3.3V)
РО	PCI Output
PU	Signal is internally pulled up
PSTS	PCI Sustained Three-State Output, Drive High for One CLK before Floating (5V input tolerant, I/O V _{DD} =3.3V)
PTS	PCI Three-State Bi-Directional (5V input tolerant, I/O V _{DD} =3.3V)

3.2 PULL-UP AND PULL-DOWN RESISTOR RECOMMENDATIONS

Pull-up and pull-down resistor values are not critical. With the exception of those mentioned in Section 3.2.1, a 10K-Ohm resistor is recommended unless stated otherwise.

3.2.1 PCI Bus Interface Pins

The pins detailed in Table 3-2 are generic primary and secondary PCI interface pins. When producing motherboards, system slot cards, adapter cards, backplanes, and so forth, the termination of these pins should follow the guidelines detailed in *PCI r3.0*.

Table 3-2. Generic PCI Bus Interface Pins that follow *PCI r3.0* Layout Guidelines

Bus	Pin Name
Primary	P_ACK64#, P_AD[63:0], P_CBE[7:0]#, P_DEVSEL#, P_FRAME#, P_GNT#, P_IDSEL, P_INTA#, P_IRDY#. P_LOCK#, P_M66EN, P_PAR, P_PAR64, P_PERR#, P_REQ#, P_REQ64#, P_SERR#, P_STOP#, P_TRDY#
Secondary	S_ACK64#, S_AD[63:0], S_CBE[7:0]#, S_DEVSEL#, S_FRAME#, S_GNT[7:0]#, S_IDSEL, S_INTA#, S_IRDY#. S_LOCK#, S_M66EN, S_PAR, S_PAR64, S_PERR#, S_REQ[7:0]#, S_REQ64#, S_SERR#, S_STOP#, S_TRDY#

The following guidelines are not exhaustive and should be read in conjunction with the appropriate sections of *PCI r3.0*.

PCI control signals require a pull-up resistor on the motherboard to ensure that these signals are always at valid values when a PCI Bus agent is not driving the These control signals include ACK64#, DEVSEL#, FRAME#, INTA#, IRDY#, LOCK#, PERR#, REQ64#, SERR#, STOP#, and TRDY#. The 32-bit point-to-point and shared bus signals do not require pull-up resistors, as bus parking ensures that these signals remain stable. The other 64-bit signals— AD[63:32], CBE[7:4]# and PAR64—also require pull-up resistors, as these signals are not driven during 32-bit transactions. Depending on the application, M66EN may also require a pull-up resistor. The value of these pull-up resistors depends on the bus loading. PCI r3.0 provides formulas for calculating these resistors.

When making adapter cards in which the PCI 6466 primary port is wired to the PCI connector, pull-up resistors are not required because they are pre-installed on the motherboard.

Based on the above, in an embedded design, pull-up resistors may be required for PCI control signals on the primary and secondary buses. Whereas, for a PCI adapter card design, pull-up resistors are required only on the PCI 6466 port that is not connected to the motherboard or host system.

S_REQ[7:1]# inputs must be pulled high with a 10K-Ohm pull-up resistor. S_REQ0# also requires a 10K-Ohm pull-up resistor if S_CFN#=0.

Pull S_GNT[7:1]# high if the PCI 6466 is used in Universal Transparent mode or if S_CFN#=1.

3.2.2 Clock-Related Pins

Clock routing is detailed in Section 4, "Clocking." Pull-up resistors are not required on the S_CLKO[4:0] pins; however, a series termination resistor is required when using these pins. S_CLKO0 may require a pull-up resistor when this pin is used as a result of S_CLKOFF=1, or disabled (Transparent mode—CLKCNTRL [1:0]=11b; PCI:68h, Non-Transparent mode—CLKCNTRL[1:0]=11b; PCI:94h). S_CLKO[4:0] may also require pull-up resistors if they are disabled by pulling MSK_IN high. Table 3-3 delineates the remaining clock pin resistor requirements.

Table 3-3. Clock Pin Pull-Up/Pull-Down Resistor Requirements

Resistor Requirements	Pin Name
Must pull low	P_CLKOE, P_CR, S_CR
Pull or tie low or high, or connect to 3.3V power supply	P_PLLEN#*, S_CLKIN_STB, S_PLLEN#*
Pull high or low if unused	OSCIN, REFCLK
Optionally pull high or low	MSK_IN, OSCSEL#, S_CLKOFF
Pull-up or pull-down resistor not required	P_CLKIN, S_CLKIN, S_CLKO[4:1]**

Notes: * Refer to Section 4.7, "PLL and Clock Jitter," for further details regarding P_PLLEN# and S_PLLEN# when used in low frequency applications.

3.2.3 Reset Pins

The P_RSTIN# and S_RSTIN# Reset signals may require a pull-up resistor, depending on the application. When not used, however, connect or pull S_RSTIN# high. The P_RSTOUT# and S_RSTOUT# Reset signals do *not* require pull-up nor pull-down resistors.

The PWRGD signal should be pulled to 3.3V or driven high when the 3.3V supply is stable. It should not be connected to 5V.

Note: PWRGD requires a clean, low-to-high transition. The PWRGD input is not internally de-bounced; therefore, this input must be pulled up to 3.3V, rather than 5V.

3.2.4 CompactPCI Hot Swap Pins

Pull the EJECT pin low if unused.

The ENUM# pin, if used, requires a pull-up resistor.

The L_STAT CompactPCI Hot Swap signal, if used, does not require a pull-up nor pull-down resistor. L_STAT must be pulled high if unused.

3.2.5 JTAG/Boundary Scan Pins

The TCK, TDI, and TMS JTAG signals must be externally pulled high or low to a known state. The TDO signal must be externally pulled high. The TRST# signal must be pulled low, using a 330-Ohm resistor.

3.2.6 Serial EEPROM Pins

EEPCLK does **not** require a pull-up nor pull-down resistor. EEPDATA requires an external pull-up resistor.

3.2.7 GPIO Pins

When programmed as outputs, the GPIO[3:0] pins do not require external pull-up nor pull-down resistors. If configured as inputs, pull the GPIO[3:0] pins high or low, depending on the application.

GPIO[15:14, 12:4] are internally pulled up.

3.2.8 Miscellaneous Pins

The BPCC_EN, DEV64#, P_BOOT, TRANS#, and U_MODE signals may optionally be pulled high or low. S_CFN# may also optionally be pulled high or low, but must be tied low to use the Internal Arbiter.

P_TST1 and S_TST1 should be pulled high and P_TST0 and S_TST0 should be pulled low. SLPCIX *must* be pulled low.

In Transparent mode, pull P_PME# and S_PME# high, as they are not used. For Transparent mode applications that require the PME# function, directly connect P_PME# to S_PME#, bypassing the PCI 6466.

In Non-Transparent applications, connect P_PME# and S_PME# directly to the primary or secondary port PCI connector. Pull these signals high if unused.

^{**} Refer also to the text preceding this table.

3.2.9 System Voltage Pins

For designs and add-in cards that have an independent V_{IO} voltage source, and for which proper power sequencing cannot be guaranteed, the current between the V_{IO} voltage source and PCI 6466 V_{IO} pins must be limited to protect the device from long-term undue stress resulting in damage (such as from resistor insertion).

Note: By their nature, add-in cards cannot assume proper power sequencing and requirements must be met by system power supplies.

Use the following guidelines to determine the required resistance value for the $P_{-}V_{IO}$ and $S_{-}V_{IO}$ pins:

- 3.3V signaling environments—40 to 200-Ohm resistance between the V_{IO} voltage source and the PCI 6466 V_{IO} pins is recommended if V_{IO} is a maximum of 3.6V
- 3.3 or 5V signaling environments—40 to 70-Ohm resistance is recommended

A single resistor can be used if the V_{IO} pins are bused, or multiple parallel resistors can be used between the V_{IO} voltage source and V_{IO} pins. The resistor power dissipation rating depends upon the resistance size and signaling environment. For example, if a single 50-Ohm resistor is used in a 5V signaling environment, the worst-case power dissipation would result in 480 mW. (Refer to Figure 3-1.)

If four, 200-Ohm resistors are used in parallel, each would be required to dissipate 120 mW.

Any resistance value within the recommended ranges prevents the device from being damaged, while providing sufficient clamping action to keep the Input Voltage (V_{IN}) below its maximum rating. A resistance value at the lower end of the range is recommended to provide preferable clamping action, and a sufficient V_{IN} margin.

480 mW =
$$\frac{(\text{V} \cdot \text{V}) / \text{R} (5.5 \text{V} (\text{maximum signal amplitude, plus } 10\%) - 0.6 \text{V} (1 \text{ diode drop}))^2}{50 \text{ Ohms}}$$

Figure 3-1. Worst-Case Power Dissipation Example

3.2.10 Multiplexed Transparent and Non-Transparent Pins

Pull PRV_DEV (Transparent mode) or XB_MEM (Non-Transparent mode) high or low.

For P_INTA# and S_INTA# resistor requirements, refer to Table 3-2.

3.3 POWER SUPPLY DE-COUPLING

De-couple all V_{DD_CORE} , V_{DD_IO} , P_AV_{DD} , P_V_{IO} , S_AV_{DD} , and S_V_{IO} lines. The de-coupling level depends on power plane routing and the acceptable power supply noise level. In an ideal case, de-couple all previously listed power supply pins, using a parallel combination of 10 and 100 nF capacitors. Use of the 10 nF capacitors is due to the relatively high inductance of 100 nF capacitors, which can prevent the capture of fast transients.

Due to routing constraints, it may not be possible to add the parallel combination to all supply pins. In this case, the 10 and 100 nF capacitors can be used alternately among the supply pins.

Low-inductance 100 nF capacitors are available, which may be used in place of the 10 nF/100 nF parallel combination.

Take care when choosing the capacitor material. Some types have poor thermal characteristics, resulting in substantial drops in the capacitance value at higher temperatures.

Connect de-coupling capacitors to the appropriate ground plane. Do **not** de-couple digital supplies to the clean analog Phase-Locked Loop (PLL) grounds or vice versa.

Phase-locked loops are sensitive to power and ground noise. Using the same supply/ground for more than one PLL, or the digital supply/ground (Core or I/O Ring) for either PLL is not recommended, as noise coupling into the PLL supply/ground can cause PLL malfunction.

Each PLL requires a dedicated and independent power supply and ground. Ideally, de-couple each PLL supply with 100 pF, 47 nF, and 10 μ F capacitors, in parallel. One set of capacitors is required for each PLL supply.

In addition to the above, a 10 μ F bulk de-coupling capacitor for the digital supply is also recommended. The number and placement of this capacitor depends on the power supply and board design.

3.4 PINOUT COMMON TO ALL OPERATING MODES

Note: Refer to Section 3.2 for pull-up and pull-down resistor recommendations not specifically stated in these tables.

Table 3-4. Primary PCI Bus Interface Pins

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
P_ACK64#	Primary 64-Bit Transfer Acknowledge	1	I/O PSTS PCI	W14	When asserted by the target device, indicates that the target can perform 64-bit Data transfers. Uses the same timing as P_DEVSEL#. When de-asserting, driven high for one cycle before being placed into a high-impedance state.
P_AD[31:0]	Primary Address and Data, Lower 32 Bits	32	I/O PTS PCI	R4, R2, R1, T4, T3, T2, T1, U4, U1, V2, V1, W2, W1, V7, W7, Y7, W10, Y10, T11, U11, V11, W11, Y11, T12, W12, Y12, U13, V13, W13, Y13, U14, V14	Multiplexed Address and Data Bus. Provides the lower 32 Address and/or Data pins. Address is indicated by P_FRAME# assertion during PCI transactions. Write data is stable and valid when P_IRDY# is asserted and Read data is stable and valid when P_TRDY# is asserted. Data is transferred on rising clock edges when P_IRDY# and P_TRDY# are asserted. During bus idle, driven by the PCI 6466 to valid logic levels when P_GNT# is asserted. (Refer to Section 13, "PCI Bus Arbitration," for further details.)
P_AD[63:32]	Primary Address and Data, Upper 32 Bits	32	I/O PTS PCI	V16, W16, Y16, U17, V17, W17, Y17, Y18, W18, U18, Y19, W19, V19, W20, V20, U19, U20, T17, T18, T19, T20, R17, R19, R20, P17, P18, P19, P20, N17, N18, N19, N20	Multiplexed Address and Data Bus. Provides the upper 32 Address and/or Data pins. During an Address phase (when using the DAC command and P_REQ64# is asserted), the upper 32 bits of a 64-bit address are transferred; otherwise, these bits are undefined. During a Data phase, the upper 32 bits of data are transferred if a 64-bit transaction is negotiated by P_REQ64# and P_ACK64# assertion.
P_CBE[3:0]#	Primary Lower Command and Byte Enables	4	I/O PTS PCI	U3, U8, V10, U12	Multiplexed Command and Byte Enable fields. Provides the transaction type during the PCI Address phase. In the Data phase of PCI Memory Write transactions, P_CBE[3:0]# provide Byte Enables. During bus idle, the PCI 6466 drives P_CBE[3:0]# to valid logic levels when P_GNT# is asserted.
P_CBE[7:4]#	Primary Upper Command and Byte Enables	4	I/O PTS PCI	U15, W15, Y15, U16	Multiplexed Command and Byte Enable fields. During an Address phase (when using the DAC command and P_REQ64# is asserted), the bus command is transferred on these pins; otherwise, P_CBE[7:4]# are reserved and indeterminate. If a 64-bit transaction is negotiated by P_REQ64# and P_ACK64# assertion, then during a PCI Memory Write transaction Data phase, these pins indicate which byte lanes carry meaningful data.

Table 3-4. Primary PCI Bus Interface Pins (Continued)

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
P_DEVSEL#	Primary Device Select	1	I/O PSTS PCI	Т9	Asserted by the target, indicating that the device is accepting the transaction. As a master, the PCI 6466 waits for P_DEVSEL# assertion within five cycles of P_FRAME# assertion; otherwise, the transaction terminates with a Master Abort. Before being placed into a high-impedance state, P_DEVSEL# is driven to a high state for one cycle.
P_FRAME#	Primary Frame	1	I/O PSTS PCI	V8	Driven by the initiator of a transaction to indicate the beginning and duration of an access. P_FRAME# de-assertion indicates the final Data phase requested by the initiator. Before being placed into a high-impedance state, P_FRAME# is driven to a high state for one cycle.
P_GNT#	Primary Grant	1	PI	P4	When asserted, the PCI 6466 can access the primary bus. During bus idle with P_GNT# asserted, the PCI 6466 drives P_ADx, P_CBEx#, P_PAR, and P_PAR64 to valid logic levels.
P_IDSEL	Primary Initialization Device Select	1	PI	U2	Used as a Chip Select line for Type 0 Configuration accesses to PCI 6466 Configuration space.
P_IRDY#	Primary Initiator Ready	1	I/O PSTS PCI	W8	Driven by the initiator of a transaction to indicate its ability to complete the current Data phase on the primary bus. Before being placed into a high-impedance state, P_IRDY# is driven to a de-asserted state for one cycle.
P_LOCK#	Primary Lock	1	I/O PSTS PCI	W9	Asserted by the bus master, indicating an atomic operation that may require multiple transactions to complete.
P_M66EN	Primary 66 MHz Enable	1	PI	M20	Set high to allow 66 MHz primary bus operation. Along with S_M66EN, controls the frequency output to the S_CLKO[4:0] pins. (Refer to Section 4, "Clocking," for further details.)

Table 3-4. Primary PCI Bus Interface Pins (Continued)

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
P_PAR	Primary Parity, Lower 32 Bits	1	I/O PTS PCI	U10	Parity is even across P_AD[31:0], P_CBE[3:0]#, and P_PAR [such as, an even number of ones (1)]. P_PAR is an input and valid and stable for one cycle after the Address phase (indicated by P_FRAME# assertion) for address parity. During Write transactions, P_PAR is an output and valid for one clock after P_TRDY# assertion. P_PAR is placed into a high-impedance state one cycle after the P_AD[31:0] lines are placed into a high-impedance state. During bus idle, the PCI 6466 drives P_PAR to a valid logic level when P_GNT# is asserted. During Read transactions, P_PAR is an input and valid for one clock after P_IRDY# assertion.
P_PAR64	Primary Parity, Upper 32 Bits	1	I/O PTS PCI	M16	Parity is even across P_AD[63:32] and P_CBE[7:4]#. P_PAR64 must be valid for one clock after each Address phase on transactions in which P_REQ64# is asserted. For Data phases, after P_PAR64 is valid, P_PAR64 remains valid until one Clock cycle after the current Data phase completes.
P_PERR#	Primary Parity Error	1	I/O PSTS PCI	Y 9	Asserted when a Data Parity error is detected for data received on the primary interface. Before being placed into a high-impedance state, P_PERR# is driven to a de-asserted state for one cycle.
P_REQ#	Primary Request	1	OZ	P1	Asserted by the PCI 6466 to request ownership of the primary bus to perform a transaction. The PCI 6466 de-asserts P_REQ# for at least two PCI Clock cycles before re-asserting it. (Refer to Section 13.2, "Primary PCI Bus Arbitration," for further details.)

Table 3-4. Primary PCI Bus Interface Pins (Continued)

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
P_REQ64#	Primary 64-Bit Transfer Request	1	I/O PSTS PCI	Y14	Must be asserted low by the central resource (bus support functions supplied by the host system) during reset to indicate the primary bus is a 64-bit bus. Asserted with P_FRAME# by a PCI Bus master to request a 64-bit Data transfer. The PCI 6466 ignores this input during reset. The PCI 6466 asserts P_REQ64# when the secondary PCI master performs a 64-bit transfer or the FORCE64 option is enabled (MSCOPT[15 and/or 11]=1; PCI:46h). Notes: If P_REQ64# is high during reset, the primary bus is a 32-bit bus, and the PCI 6466 must park the P_AD[63:32], P_CBE[7:4]#, and P_PAR64 signals. If there is no central resource in the bus to assert P_REQ64# low during reset, the PCI 6466 performs a 32-bit only data transfer and ignores P_REQ64# on the bus. A three-state buffer with input pin to ground, three-state select pin to bus reset and output pin to P_REQ64# can assert P_REQ64# during reset.
P_SERR#	Primary System Error	1	Transparent Mode: OD Non-Transparent Mode: If P_BOOT=0 OD otherwise PI	T10	SERR# can be driven low by any device to indicate a System error condition. The PCI 6466 drives P_SERR# during Transparent mode, or Non-Transparent mode with P_BOOT=0, if one of the following conditions is met: • Address Parity error • Posted Write Data Parity error on target bus • S_SERR# is asserted • Master Abort during Posted Write transaction • Target Abort during Posted Write transaction • Posted Write transaction discarded • Delayed Write request discarded • Delayed Read request discarded • Delayed transaction Master Timeout In Non-Transparent mode with P_BOOT=1, pull P_SERR# high with an external resistor.
P_STOP#	Primary Stop	1	I/O PSTS PCI	U9	Asserted by the target to end the transaction on the current Data phase. Before being placed into a high-impedance state, P_STOP# is driven to a de-asserted state for one cycle.

Table 3-4. Primary PCI Bus Interface Pins (Continued)

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
P_TRDY#	Primary Target Ready	1	I/O PSTS PCI	Y8	Driven by the target of a transaction to indicate its ability to complete the current Data phase on the primary bus. Before being placed into a high-impedance state, P_TRDY# is driven to a de-asserted state for one cycle.
Total		88			

Table 3-5. Secondary PCI Bus Interface Pins

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
S_ACK64#	Secondary 64-Bit Transfer Acknowledge	1	I/O PSTS PCI	B17	When asserted by the target device, indicates that the target can perform 64-bit Data transfers. Uses the same timing as S_DEVSEL#. When de-asserting, driven high for one cycle before being placed into a high-impedance state.
S_AD[31:0]	Secondary Address and Data, Lower 32 Bits	32	I/O PTS PCI	A6, B6, C6, D6, A7, B7, C7, D7, C8, D8, A9, B9, D9, E9, A10, B10, E12, A13, B13, C13, D13, A14, B14, C14, A15, B15, D15, A16, B16, C16, D16, A17	Multiplexed Address and Data Bus. Provides the lower 32 Address and/or Data pins. Address is indicated by S_FRAME# assertion during PCI transactions. Write data is stable and valid when S_IRDY# is asserted and Read data is stable and valid when S_TRDY# is asserted. Data is transferred on rising clock edges when S_IRDY# and S_TRDY# are asserted. Driven to a low logic level (0) when S_RSTOUT# (Transparent mode only) is asserted. During bus idle, driven by the PCI 6466 to valid logic levels when the PCI 6466 is granted secondary bus ownership. (Refer to Section 13, "PCI Bus Arbitration," for further details.)
S_AD[63:32]	Secondary Address and Data, Upper 32 Bits	32	I/O PTS PCI	B20, C20, C19, D20, D19, D18, D17, E20, E19, E18, E17, F20, F19, F17, G20, G19, G18, G17, H20, H19, H18, H17, J20, J19, J17, J16, K20, K19, K18, K17, K16, L20	Multiplexed Address and Data Bus. Provides the upper 32 Address and/or Data pins. During an Address phase (when using the DAC command and S_REQ64# is asserted), the upper 32 bits of a 64-bit address are transferred; otherwise, these bits are undefined. During a Data phase, the upper 32 bits of data are transferred if a 64-bit transaction is negotiated by S_REQ64# and S_ACK64# assertion. Driven to a low logic level (0) when S_RSTOUT# (Transparent mode only) is asserted.

Table 3-5. Secondary PCI Bus Interface Pins (Continued)

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
S_CBE[3:0]#	Secondary Lower Command and Byte Enables	4	I/O PTS PCI	B8, C10, D12, D14	Multiplexed Command and Byte Enable fields. Provides the transaction type during the PCI Address phase. In the Data phase of PCI Memory Write transactions, S_CBE[3:0]# provide the Byte Enables. Driven to a low logic level (0) when S_RSTOUT# (Transparent mode only) is asserted. During bus idle, the PCI 6466 drives S_CBE[3:0]# to valid logic levels when the PCI 6466 is granted secondary bus ownership. (Refer to Section 13, "PCI Bus Arbitration," for further details.)
S_CBE[7:4]#	Secondary Upper Command and Byte Enables	4	I/O PTS PCI	A18, B18, A19, B19	Multiplexed Command and Byte Enable fields. During an Address phase (when using the DAC command and S_REQ64# is asserted), the bus command is transferred on these pins; otherwise, S_CBE[7:4]# are reserved and indeterminate. If a 64-bit transaction is negotiated by S_REQ64# and S_ACK64# assertion, then during a PCI Memory Write transaction Data phase, these pins indicate which byte lanes carry meaningful data. Driven to a low logic level (0) when S_RSTOUT# (Transparent mode only) is asserted.
S_DEVSEL#	Secondary Device Select	1	I/O PSTS PCI	B11	Asserted by the target, indicating that the device is accepting the transaction. As a master, the PCI 6466 waits for the S_DEVSEL# assertion within five cycles of S_FRAME# assertion; otherwise, the transaction terminates with a Master Abort. Before being placed into a high-impedance state, S_DEVSEL# is driven to a high state for one cycle.
S_FRAME#	Secondary Frame	1	I/O PSTS PCI	D10	Driven by the initiator of a transaction to indicate the beginning and duration of an access. S_FRAME# de-assertion indicates the final Data phase requested by the initiator. Before being placed into a high-impedance state, S_FRAME# is driven to a high state for one cycle.

Table 3-5. Secondary PCI Bus Interface Pins (Continued)

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
S_GNT0#	Secondary Grant 0	1	Transparent and Non-Transparent Modes: If S_CFN#=0 OZ otherwise PI Universal Non-Transparent Mode: PI	E1	Asserted by the PCI 6466 to grant the secondary bus to a secondary bus master when using internal arbitration (S_CFN#=0). When external arbitration is active (S_CFN#=1), S_GNT0# becomes the external bus Grant input to the PCI 6466. In Universal Non-Transparent mode, S_GNT0# becomes the PCI 6466 secondary port Grant input. During bus idle with S_GNT0# asserted, the PCI 6466 drives S_ADx, S_CBEx#, S_PAR, and S_PAR64 to valid logic levels.
S_GNT[7:1]#	Secondary Internal Arbiter Grant 7 to 1	7	Transparent and Non-Transparent Modes: If S_CFN#=0 OZ otherwise PI Universal Non-Transparent Mode: PI	G2, G3, G4, F1, F2, F3, F4	Asserted by the PCI 6466 to grant the secondary bus to a secondary bus master. The PCI 6466 de-asserts S_GNT[7:1]# for at least two PCI Clock cycles before re-asserting them. Pull S_GNT[7:1]# high if the PCI 6466 is used in Universal Transparent mode or S_CFN#=1. Note: S_GNT[7:1]# are not used in Non-Transparent mode.
S_IDSEL	Secondary Initialization Device Select (Non- Transparent Mode)	1	PI	A8	Valid only in Non-Transparent mode. Used as a Chip Select line for Type 0 Configuration accesses to PCI 6466 secondary Configuration space. Pull low if not used.
S_IRDY#	Secondary Initiator Ready	1	I/O PSTS PCI	E10	Driven by the initiator of a transaction to indicate its ability to complete the current Data phase on the secondary bus. Before being placed into a high-impedance state, S_IRDY# is driven to a de-asserted state for one cycle.
S_LOCK#	Secondary Lock	1	I/O PSTS PCI	D11	Asserted by the bus master, indicating an atomic operation that may require multiple transactions to complete.
S_M66EN	Secondary 66 MHz Enable	1	If P_M66EN=0 OD otherwise PI	L16	Driven low if P_M66EN is low; otherwise, driven from outside to select 66 or 33 MHz. S_M66EN <i>must</i> be pulled high with a 10K-Ohm resistor. Along with P_M66EN, controls the frequency output to the S_CLKO[4:0] pins. (Refer to Section 4, "Clocking," for further details.)

Table 3-5. Secondary PCI Bus Interface Pins (Continued)

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
S_PAR	Secondary Parity, Lower 32 Bits	1	I/O PTS PCI	B12	Parity is even across S_AD[31:0], S_CBE[3:0]#, and S_PAR [such as, an even number of ones (1)]. S_PAR is an input and valid and stable one cycle after the Address phase (indicated by S_FRAME# assertion) for address parity. During Write transactions, S_PAR is an output and valid for one clock after S_TRDY# assertion. S_PAR is placed into a high-impedance state one cycle after the S_AD[31:0] lines are placed into a high-impedance state. Driven to a low logic level (0) when S_RSTOUT# (Transparent mode only) is asserted. During bus idle, the PCI 6466 drives S_PAR to a valid logic level when the PCI 6466 is granted secondary bus ownership. (Refer to Section 13, "PCI Bus Arbitration," for further details.) During Read transactions, S_PAR is an input and valid for one clock after S_IRDY# assertion.
S_PAR64	Secondary Parity, Upper 32 Bits	1	I/O PTS PCI	L19	Parity is even across S_AD[63:32] and S_CBE[7:4]#. S_PAR64 must be valid for one clock after each Address phase on transactions in which S_REQ64# is asserted. For Data phases, after S_PAR64 is valid, S_PAR64 remains valid until one Clock cycle after the current Data phase completes. Driven to a low logic level (0) when S_RSTOUT# (Transparent mode only) is asserted.
S_PERR#	Secondary Parity Error	1	I/O PSTS PCI	E11	Asserted when a Data Parity error is detected for data received on the secondary interface. Before being placed into a high-impedance state, S_PERR# is driven to a de-asserted state for one cycle.
S_REQ0#	Secondary Request 0	1	Transparent and Non-Transparent Modes: If S_CFN#=0 PI otherwise OZ Universal Non-Transparent Mode: OZ	B1	When the Internal PCI Arbiter is enabled (S_CFN#=0), S_REQ0# is asserted by an external device to request secondary bus ownership to perform a transaction. When using external arbitration (S_CFN#=1 or Universal Non-Transparent mode), S_REQ0# becomes the External Request output from the PCI 6466. In Universal Non-Transparent mode, S_REQ0# becomes the PCI 6466 secondary port Request output. If S_CFN#=0, S_REQ0# <i>must</i> be externally pulled up through a 10K-Ohm resistor. (Refer to Section 13.3.4, "Secondary Bus Arbitration Using External Arbiter," for further details.)

Table 3-5. Secondary PCI Bus Interface Pins (Continued)

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
S_REQ[7:1]#	Secondary Internal Arbiter Request 7 to 1	7	PI	E3, E4, D1, D2, D3, C1, C2	Asserted by an external device to request secondary bus ownership to perform a transaction. S_REQ[7:1]# <i>must</i> be externally pulled up through 10K-Ohm resistors, including those pins which are not connected to other bus master devices. S_REQ[7:1]# are not used in Universal Non-Transparent mode and when S_CFN#=1.
S_REQ64#	Secondary 64-Bit Transfer Request	1	I/O PSTS PCI	C17	Must be asserted low by the central resource (bus support functions supplied by the host system) during reset to indicate the primary bus is a 64-bit bus. Asserted with S_FRAME# by a secondary PCI Bus master to request a 64-bit Data transfer. The PCI 6466 asserts S_REQ64# low during reset and when the primary PCI master performs a 64-bit transfer or the FORCE64 option is enabled (MSCOPT[15 and/or 11]=1; PCI:46h). Notes: If S_REQ64# is high during reset, the primary bus is a 32-bit bus, and the PCI 6466 must park the S_AD[63:32], S_CBE[7:4]#, and S_PAR64 signals. If there is no central resource in the bus to assert S_REQ64# low during reset, the PCI 6466 performs a 32-bit only data transfer and ignores S_REQ64# on the bus. A three-state buffer with input pin to ground, three-state select pin to bus reset and output pin to S_REQ64# can assert S_REQ64# during reset.
S_SERR#	Secondary System Error	1	Transparent Mode: PI Non-Transparent Mode: If P_BOOT=0 PI otherwise OD	A12	SERR# can be driven low by any device to indicate a System error condition. The PCI 6466 drives S_SERR# only during Non-Transparent mode with P_BOOT=1 and if the following occurs: • Address Parity error • Posted Write Data Parity error on target bus • P_SERR# is asserted • Master Abort during Posted Write transaction • Target Abort during Posted Write transaction • Posted Write transaction discarded • Delayed Write request discarded • Delayed Read request discarded • Delayed transaction Master Timeout Pull S_SERR# high with an external resistor.

Table 3-5. Secondary PCI Bus Interface Pins (Continued)

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
S_STOP#	Secondary Stop	1	I/O PSTS PCI	C11	Asserted by the secondary target to end the transaction on the current Data phase. Before being placed into a high-impedance state, S_STOP# is driven to a de-asserted state for one cycle.
S_TRDY#	Secondary Target Ready	1	I/O PSTS PCI	A11	Driven by the target of a transaction to indicate its ability to complete the current Data phase on the secondary bus. Before being placed into a high-impedance state, S_TRDY# is driven to a de-asserted state for one cycle.
Total		102			

Table 3-6. Clock-Related Pins

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
MSK_IN	Mask	Pins 1	Pin Type	J1	Used with GPIO[2, 0] to shift in a serial stream of bits to the Clock Control register (Transparent mode—CLKCNTRL; PCI:68h, Non-Transparent mode—CLKCNTRL; PCI:94h) to enable or disable the S_CLKO[4:0] Clock Output buffers during reset. MSK_IN can be pulled low to enable, or high to disable, all S_CLKO[4:0] buffers. Notes: Refer to Section 4.2.2, "Secondary Clock Control," for further details.
OSCIN	External Oscillator Input	1	PI	P3	S_CLKOFF can also be used to enable or disable S_CLKO[4:0]. External clock input used to generate secondary output clocks when enabled through the OSCSEL# pin. Pull high or low if unused.
OSCSEL#	External Oscillator Enable	1	PI	N1	Enables external clock connection for the secondary interface. If low, the secondary bus clock outputs use the clock signal from OSCIN, instead of P_CLKIN, to generate S_CLKO[4:0]. May optionally be pulled high or low.
P_CLKIN	Primary PCI Clock Input	1	PI	N4	Provides timing for primary interface transactions.
P_CLKOE	Primary Clock Output Enable	1	PI	R5	Test pin. <i>Must</i> be pulled low for normal operation. Values: 0 = Disables Test function. 1 = S_CLKO3 is for primary PLL test and S_CLKO4 is for secondary PLL test.
P_CR	Primary PLL Range Control	1	PI	Т6	Selects the primary PLL operating range. **Must* be pulled low for normal operation. Pull or tie to V _{SS} .
P_PLLEN#	Primary PLL Enable	1	PI	Т7	Values: 0 = Enables primary PLL. 1 = Disables primary PLL. Pull or tie low or high, or connect to a 3.3V power supply. Notes: Primary PLL may also be automatically enabled when SLPCIX is pulled to 0. Refer to Section 4.7, "PLL and Clock Jitter," for further details regarding use in low frequency applications.
REFCLK	Reference Clock Input	1	PI	P2	When used, REFCLK should be a fixed frequency input (14.318 MHz recommended), which is used by the internal counters to determine the primary and secondary PCI clock frequency. Pull high or low if unused.

Table 3-6. Clock-Related Pins (Continued)

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
S_CLKIN	Secondary PCI Clock Input	1	PI	J5	Provides timing for all secondary interface transactions, <i>except</i> during Universal Non-Transparent mode (U_MODE=1 and TRANS#=1). In Universal Non-Transparent mode, the PCI 6466 ignores this input and internal logic uses the input clock from the S_CLKO0 pin.
S_CLKIN_STB	Secondary Clock Input Stable	1	PI	K5	Values: 0 = S_RSTOUT# remains asserted until S_CLKIN_STB is 1. 1 = Indicates external secondary Clock PLL and external S_CLKIN are stable. Pull or tie low or high, or connect to a 3.3V power supply. If not used, connect to a 3.3V power supply.
S_CLKO0	Secondary Clock 0	1	Transparent and Non-Transparent Modes: If S_CLKOFF=0 PO otherwise PI Universal Non-Transparent Mode: PI	КЗ	In Transparent mode, S_CLKO0 is used as a Clock Output buffer, which is derived from the P_CLKIN or OSCIN (if OSCSEL# is low) clock; however, phase synchronization is not guaranteed. This clock can be placed into a high-impedance state, using the S_CLKOFF pin. In Universal Non-Transparent mode (U_MODE=1 and TRANS#=1), S_CLKO0 becomes clock input to the secondary interface. S_CLKIN is ignored in this mode. This is helpful when producing cards for use in peripheral and system slots in CompactPCI systems. When configured in a peripheral card, allows S_CLKO0 to be a clock input from the CLK signal of a CompactPCI backplane. Therefore, when used in a CompactPCI system slot (PCI 6466 is operating in Transparent mode), S_CLKO0 drives the CompactPCI backplane, and when used in a Peripheral slot (PCI 6466 is operating in Non-Transparent mode), the backplane clock drives S_CLKO0. Pull-up resistors are not required on S_CLKO0; however, a series termination resistor is required when using this pin. A pull-up resistor may be required when S_CLKO0 is used as a result of S_CLKOFF=1, or disabled (Transparent mode—CLKCNTRL[1:0]=11b; PCI:94h), or disabled by pulling MSK_IN high.

Table 3-6. Clock-Related Pins (Continued)

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
S_CLKO[4:1]	Secondary Clock Output 4 to 1	4	OZ	L4, L5, K1, K2	Provides P_CLKIN or OSCIN (if enabled) frequency output clocks; however, phase synchronization is not guaranteed. These clocks can be set to drive 0, using S_CLKOFF. When the S_CLKOFF pin is low, the associated Clock Control register Disable bit (Transparent mode—CLKCNTRL[8:0]; PCI:68h, Non-Transparent mode—CLKCNTRL[8:0]; PCI:94h) places the associated S_CLKOx pin into a high-impedance state. This function can be used when the disabled clock buffer is not connected to any device. Pull-up resistors are not required on S_CLKO[4:1]; however, a series termination resistor is required when using these pins. S_CLKO[4:1] may require pull-up resistors if they are disabled by pulling MSK_IN high.
S_CLKOFF	Secondary Clock Output Disable	1	PI	K4	Values: 0 = Enables S_CLKO[4:0] output. This enable can be overridden by the Clock Control register Disable bits (Transparent mode—CLKCNTRL[8:0]; PCI:68h, Non-Transparent mode—CLKCNTRL[8:0]; PCI:94h). 1 = S_CLKO[4:1] output are disabled and driven low, and S_CLKO0 is placed into a high-impedance state. This disable <i>cannot</i> be overridden by the Clock Control register Disable bits. May optionally be pulled high or low. Note: MSK_IN can also be used to enable or disable S_CLKO[4:0].
S_CR	Secondary PLL Range Control	1	PI	F5	Selects the secondary PLL operating range. **Must* be pulled low for normal operation. Pull or tie to V _{SS} .
S_PLLEN#	Secondary PLL Enable	1	PI	E6	Values: 0 = Enables secondary PLL. 1 = Disables secondary PLL. Pull or tie low or high, or connect to a 3.3V power supply. Note: Refer to Section 4.7, "PLL and Clock Jitter," for further details regarding use in low frequency applications.
Total		18			

Table 3-7. Reset Pins

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
P_RSTIN#	Primary Reset Input	1	PI	L2	When asserted, outputs are asynchronously placed into a high-impedance state, P_SERR# and P_GNT# are floated, all primary PCI signals (except P_RSTOUT#) are placed into a high-impedance state, and no bus parking is asserted. All primary port PCI standard Configuration registers at offsets 00h to 3Fh revert to their default state. May require a pull-up resistor, depending on the application.
P_RSTOUT#	Primary Reset Output (Non- Transparent Mode)	1	РО	L1	Valid only in Non-Transparent mode. Asserted when either of the following conditions is met: • S_RSTIN# is asserted when the primary port has boot priority (P_BOOT=1). • Non-Transparent Diagnostic Control register Primary Reset bit in Configuration space is set (DCNTRL[5]=1; PCI:D9h).
PWRGD	Power Good Input	1	PI	N3	The asserting and de-asserting edges of PWRGD can be asynchronous to P_CLKIN and S_CLKIN. Important Note: The PCI 6466 requires a clean low-to-high transition PWRGD input. PWRGD is not internally de-bounced—it must be externally de-bounced and a high input must reflect that the power is indeed stable. When this input is low, all PCI 6466 state machines and registers are reset and all outputs, except S_RSTOUT# and P_RSTOUT#, are placed into a high-impedance state. Pull-up this input to 3.3V, rather than 5V.
S_RSTIN#	Secondary Reset Input	1	PI	НЗ	When asserted, all secondary PCI signals (except S_RSTOUT#) are placed into a high-impedance state and bus parking is not asserted. In Transparent or Universal Transparent mode, S_RSTIN# is not used and must be pulled high. In these modes, S_RSTOUT# functions as the secondary port Reset Input pin. In Non-Transparent mode, S_RSTIN# assertion causes all secondary port control logic to be reset. Primary port control logic to be reset. Primary port control logic is not affected. In Universal Non-Transparent mode (U_MODE=1 and TRANS#=1), S_RSTIN# is ignored and S_RSTOUT# is used as the equivalent of S_RSTIN#. May require a pull-up resistor, depending on the application. When not used, connect or pull S_RSTIN# high.

Table 3-7. Reset Pins (Continued)

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
S_RSTOUT#	Secondary Reset Output	1	If Universal Non-Transparent Mode: PI otherwise PO	H2	Asserted when either of the following conditions is met: • P_RSTIN# is asserted \$_RSTOUT# remains asserted if P_RSTIN# is asserted and does <i>not</i> de-assert until P_RSTIN# is de-asserted. • Bridge Control register Secondary Reset bit in Configuration space is set (Transparent mode—BCNTRL[6]=1; PCI:3Eh, Non-Transparent mode— BCNTRL[6]=1; PCI:42h Shadow register) \$_RSTOUT# remains asserted until BCNTRL[6]=0. In Transparent mode, when asserted, places all control signals into a high-impedance state and drives \$_AD[63:0], \$_CBE[7:0]#, \$_PAR, and \$_PAR64 to a low logic level (0). In Transparent or Universal Transparent mode, \$_RSTIN# is disabled and \$_RSTOUT# functions as the secondary port Reset Input pin. In Universal Non-Transparent mode (U_MODE=1 and TRANS#=1), \$_RSTOUT# is disabled and used as the equivalent of \$_RSTIN#.
Total		5			

Table 3-8. CompactPCI Hot Swap Pins

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
ENUM#	Enumeration	1	OD	Y6	Indicates an open-drain bused signal asserted when an adapter was inserted or is ready to be extracted from a PCI slot. Asserted through the Hot Swap registers (HS_CNTL; PCI:E4h, HS_CSR; PCI:E6h, HS_NEXT; PCI:E5h, and HSSRRC; PCI:9Ch). If used, ENUM# requires a pull-up resistor.
L_STAT	CompactPCI LED On	1	OZ	W6	Indicates the software connection process status. If not used, L_STAT <i>must</i> be pulled high.
EJECT	Hot Swap Eject	1	PI	U6	Used to detect the insertion of a Hot Swap device. When asserted, the PCI 6466 asserts ENUM#. An external pull-down resistor is recommended. If not used, EJECT <i>must</i> be at logic 0 and pulled low.
Total		3			

Table 3-9. JTAG/Boundary Scan Pins

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
TCK	Test Clock Input	1	I PU	Y2	Used to clock state information and test data into and out of the PCI 6466 during Test Access Port (TAP) operation. Pull TCK high or low to a known state, using an external resistor.
TDI	Test Data Input	1	I PU	V4	Used to serially shift test data and test instructions into the PCI 6466 during TAP operation. Pull TDI high or low to a known state, using an external resistor.
TDO	Test Data Output	1	0	W3	Used to serially shift test data and test instructions out of the PCI 6466 during TAP operation. Pull TDO high using an external resistor.
TMS	Test Mode Select	1	l PU	U5	Used to control the PCI 6466 TAP controller state. Pull TMS high or low to a known state, using an external resistor.
TRST#	Test Reset	1	I PU	Y3	Asynchronous JTAG logic reset. Provides asynchronous initialization of the TAP controller. TRST# <i>must</i> be externally pulled low with a 330-Ohm resistor.
Total		5			

Note: The JTAG interface is described in Section 23, "Testability/Debug."

Table 3-10. Serial EEPROM Pins

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
EEPCLK	Serial EEPROM Clock	1	РО	Y5	Clock signal to the serial EEPROM interface. Used during autoload and for VPD functions.
EEPDATA	Serial EEPROM Data	1	I/O	Y4	Serial data interface to the serial EEPROM. Requires an external pull-up resistor.
Total		2			

Table 3-11. General Purpose I/O Pins

Symbol	Signal Name	Total			
	- g	Pins	Pin Type	Pin Number	Function
GPIO[3:0] P	General Purpose Input/ Output 3 to 0	4	I/O PU	M5, M4, M2, M1	General purpose signals, programmable as input-only or bi-directional by writing to the GPIO Output Enable register (Transparent mode—GPIOOE[3:0]; PCI:66h, Non-Transparent mode—GPIOOE[3:0]; PCI:9Ah). During P_RSTIN# assertion, GPIO[2, 0] are used to shift in the Clock Disable serial data. If configured as input, pull high or low, depending on the application. When programmed as outputs, the GPIO[3:0] pins do not require external pull-up nor pull-down resistors. If configured as inputs, pull the GPIO[3:0] pins high or low, depending on the application.
GPIO[7:4] P	General Purpose Input/ Output 7 to 4	4	I/O PU	A5, B5, C5, D5	General purpose signals, programmable as input-only or bi-directional by writing to the GPIO Output Enable register (GPIOOE[7:4]; PCI:9Eh). During Non-Transparent mode: GPIO5 can be enabled as an external interrupt source on the primary port to trigger S_INTA# GPIO4 can be enabled as an external interrupt source on the secondary port to trigger P_INTA# GPIO[7:4] are internally pulled up.
GPIO[15:14, 12:8] P	General Purpose Input/ Output 15 to 14 and 12 to 8	7	l/O	A2, B2, B3, D4, A4, B4, C4	General purpose signals, programmable as input-only or bi-directional by writing to the GPIO Output Enable register (GPIOOE[15:8][7:6, 4:0]; PCI:A2h). During PWRGD reset, the status of these pins is latched in the Power-Up Status register (PWRUPSR; PCI:A0h) for general user-defined use. GPIO[15:14, 12:8] are internally pulled up. Recommended use (pull-up to 3.3V): GPIO15—Primary Power State. 1 = Primary port power is stable. GPIO14—Secondary Power State. 1 = Secondary port power is stable.
Total		15			

Note: The GPIO pins are described in Section 14, "GPIO Interface."

Table 3-12. Miscellaneous Pins

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
BPCC_EN	Bus/Power Clock Control	1	PI	J2	When tied high and the PCI 6466 is placed into the D _{3hot} power state, the PCI 6466 places the secondary bus into the B ₂ power state. The PCI 6466 disables the secondary clocks and drives them to 0. When pulled low, placing the PCI 6466 into the D _{3hot} power state has no effect on the secondary bus clocks.
DEV64#	64-Bit Device	1	PI	W4	DEV64# has no effect on bus transactions. Values: 0 = 64-bit bus 1 = 32-bit bus May optionally be pulled high or low.
P_BOOT	Primary Port Boot Priority	1	PI	U7	Used in Non-Transparent mode. Values: 0 = Secondary port uses boot priority— the secondary port must set the S_PORT_READY bit before the primary port can proceed to boot. 1 = Primary port uses boot priority— the primary port must set the P_PORT_READY bit before the secondary port can proceed to boot. May optionally be pulled high or low.
P_PME#	Primary Power Management Event	1	Transparent Mode: OD Non-Transparent Mode: If P_BOOT=0 OD otherwise PI	M19	In Transparent mode, P_PME# is <i>not</i> normally used. Pull P_PME# high and do <i>not</i> connect it to other Power Management-related signals. For Transparent mode applications that require the PME# function, directly connect P_PME# to S_PME#, bypassing the PCI 6466. In Non-Transparent mode, with the primary port having lower boot priority (P_BOOT=0), P_PME# is always an output and reflects the S_PME# input state if PME is enabled (PMCSR[8]=1; PCI:E0h). In Non-Transparent applications, connect P_PME# directly to the primary or secondary port PCI connector. Pull high if unused. Used by secondary port devices to wake up the primary port host.
P_TST[1:0]	Primary Test	2	PI	T14, T15	Reserved inputs. Connect P_TST[1:0] to logic 0 or 1 in layout for timing controls. (Refer to the latest reference design information.) The recommended setting is P_TST[1:0]=1, 0. Provide P_TST1 with the option of being pulled high. Provide P_TST0 with the option of being pulled low.

Table 3-12. Miscellaneous Pins (Continued)

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
			PI	N2	Must be tied low.
DECEDVED	Reserved	4	PI	N5	Must be tied low.
RESERVED	neserveu	4	OZ	H1	These pins should remain not connected
			I/O	А3	(NC).
S_CFN#	Internal Arbiter Enable	1	PI	H4	Values: 0 = Uses Internal Arbiter. 1 (or Universal Non-Transparent mode) = Uses External Arbiter. S_REQ0# becomes REQ# output to External Arbiter and S_GNT0# becomes External Arbiter GNT# input. In Universal Non-Transparent mode, the PCI 6466 is configured to use an External Arbiter and S_CFN# becomes don't care input. May optionally be pulled high or low; however, S_CFN# must be tied low to use the Internal Arbiter.
S_PME#	Secondary Power Management Event	1	Transparent Mode: OD Non-Transparent Mode: If P_BOOT=0 PI otherwise OD	L17	In Transparent mode, S_PME# is <i>not</i> normally used. Pull S_PME# high and do <i>not</i> connect it to other Power Management-related signals. For Transparent mode applications that require the PME# function, directly connect S_PME# to P_PME#, bypassing the PCI 6466. In Non-Transparent mode, with the secondary port having lower boot priority (P_BOOT=1), S_PME# is always an output and reflects the P_PME# input state if PME is enabled (PMCSR[8]=1; PCI:E0h). In Non-Transparent applications, connect S_PME# directly to the primary or secondary port PCI connector. Pull high if unused. Used by secondary port devices to wake up the primary port host.
S_TST[1:0]	Secondary Test	2	PI	E14, E15	Reserved inputs. Connect S_TST[1:0] to logic 0 or 1 in layout for timing controls. (Refer to the latest reference design information.) The recommended setting is S_TST[1:0]=1, 0. Provide S_TST1 with the option of being pulled high. Provide S_TST0 with the option of being pulled low.

Table 3-12. Miscellaneous Pins (Continued)

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
SLPCIX	Primary PLL Auto Enable	1	PI	F15	When pulled to 0, automatically enables the primary PLL. When pulled to 1, enabling of the primary PLL is externally controlled by strapping P_PLLEN# high or low. (Refer to Section 4.7, "PLL and Clock Jitter.") <i>Must</i> be pulled low.
TRANS#	Transparent Mode	1	Pl	V5	In CompactPCI universal bridge applications, TRANS# can be directly connected to the CompactPCI SYSEN# pin. Values: 0 = PCI 6466 is configured as a standard PCI-to-PCI bridge. 1 = PCI 6466 is operating in Non-Transparent mode. May optionally be pulled high or low.
U_MODE	Universal Mode	1	PI	W5	Used with the TRANS# pin in CompactPCI applications. U_MODE allows one CompactPCI card to be used as a system board in a system slot, and as an intelligent subsystem board in a peripheral slot. Value: 1 = PCI 6466 is configured as a universal bridge. May optionally be pulled high or low.
Total		17			

Table 3-13. Power, Ground, and No Connect Pins

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
P_AV _{DD}	Primary PLL Power	2	ı	P6, R7	Clean +1.8V for primary PLL.
P_V _{IO}	Primary System Voltage	2	I	G1, P16	Primary bus +3.3V system signaling environment voltage. Note: Refer to Section 3.2.9 for external resistor implementation.
P_AV _{SS}	Primary PLL Ground	2	I	P5, R6	Clean ground for primary PLL.
S_AV _{DD}	Secondary PLL Power	2	I	F7, G6	Clean +1.8V for secondary PLL.
S_V _{IO}	Secondary System Voltage	2	I	E2, G16	Secondary bus +3.3V system signaling environment voltage. Note: Refer to Section 3.2.9 for external resistor implementation.
S_AV _{SS}	Secondary PLL Ground	2	1	F6, G5	Clean ground for secondary PLL.
V _{DD_CORE}	Core Power	19	I	E8, E13, F8, F13, G7, G14, H5, H6, H15, H16, N6, N15, N16, P7, P14, R8, R13, T8, T13	+1.8V supply for digital core.
V_{DD_IO}	I/O Ring Power	35	I	C3, C15, C18, F9, F10, F11, F12, F18, G8, G13, H7, H14, J6, J15, K6, K15, L3, L6, L15, M6, M15, N7, N14, P8, P13, R3, R9, R10, R11, R12, R18, V3, V6, V15, V18	+3.3V for digital I/O buffers.
V _{SS}	Ground	48	I	A1, A20, C9, C12, E5, E16, G9, G10, G11, G12, J3, J7, J9, J10, J11, J12, J14, J18, K7, K9, K10, K11, K12, K14, L7, L9, L10, L11, L12, L14, M3, M7, M9, M10, M11, M12, M14, M18, P9, P10, P11, P12, T5, T16, V9, V12, Y1, Y20	Ground for digital core and I/O.
NC	No Connect	8	_	E7, F14, F16, G15, P15, R14, R15, R16	No connect pins, which are not to be connected or used as routing channels. May be used in future PCI 6466 revisions.
Total		122			

3.5 PINOUT SPECIFIC TO TRANSPARENT AND NON-TRANSPARENT MODES

Table 3-14. Multiplexed Transparent/Non-Transparent Pins

		Total			
Symbol	Signal Name	Pins	Pin Type	Pin Number	Function
					After power-up, the functions set by PRV_DEV can be modified by software, using the Chip Control register (Transparent mode—CCNTRL[3:2]; PCI:40h, Non-Transparent mode—CCNTRL[3:2]; PCI:D8h). <i>Must</i> be pulled high or low.
PRV_DEV	Private Device and Memory Enable (Transparent Mode)	1	PI	J4	PRV_DEV: When set to 1, the PCI 6466 can mask secondary devices using IDSEL connected to S_AD[23:16] as private devices. Any Type 1 Configuration access to these IDSELs is routed to S_AD24. If there is no device on S_AD24, the re-routed Type 1 Configuration cycles are Master Aborted. The PCI 6466 also reserves Private Memory space for the secondary port. The Memory space can be programmed using the Private Memory Base and Limit registers (Base—PVTMBAR; PCI:6Ch and PVTMBARU32; PCI:70h, Limit—PVTMLMT; PCI:6Eh and PVTMLMTU32; PCI:74h). If the limit is smaller than the base, Private Memory space is disabled. The primary port <i>cannot</i> access this Memory space through the bridge and the secondary port does <i>not</i> respond to Memory cycles addressing this Private Memory space.
XB_MEM	Cross-Bridge Memory Window Enable (Non- Transparent Mode)				XB_MEM: When set to 1, the PCI 6466 automatically claims 16 MB of Memory space. This allows the boot-up of the Low-Priority Boot port to proceed without waiting for the Priority Boot port to program the corresponding Memory Base Address registers (BARs). Although the default claims 16 MB, the BARs can be modified by serial EEPROM or software to change the window size. If XB_MEM=1, the P_PORT_READY or S_PORT_READY mechanism is not relevant. Also, if XB_MEM=1, the PCI 6466 autoloads serial EEPROM data up to Group 5 instead of Group 4.

Table 3-14. Multiplexed Transparent/Non-Transparent Pins (Continued)

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
P_CLKRUN#	Primary Clock Run (Transparent Mode)		I/O		P_CLKRUN#: Valid only in Transparent mode. Used by the central resource (bus support functions supplied by the host system) to slow down or stop the PCI clock when the clock is enabled.
P_INTA#	Primary Interrupt A# Output (Non- Transparent Mode)	1	OD	M17	P_INTA#: In Non-Transparent mode, becomes P_INTA# output. Driven by the PCI 6466 to generate a PCI Interrupt request on the primary bus. In Universal Non-Transparent mode, placed into a high-impedance state. (Refer to Sections 6.2.4.8, 6.2.4.10, and Section 19.3 for further details.) Note: Refer to Section 3.2.1 for resistor requirements.
S_CLKRUN#	Secondary Clock Run (Transparent Mode)		I/O		S_CLKRUN#: Valid only in Transparent mode. When driven high, slows down or stops the secondary PCI clock and is driven by a secondary PCI device to keep the clock running.
S_INTA#	Secondary Interrupt A# Output (Non- Transparent Mode)	1	OD	L18	S_INTA#: In Non-Transparent mode, becomes S_INTA# output. Driven by the PCI 6466 to generate a PCI Interrupt request on the primary bus. In Universal Non-Transparent mode, placed into a high-impedance state. (Refer to Sections 6.2.4.8, 6.2.4.10, and Section 19.3 for further details.) Note: Refer to Section 3.2.1 for resistor requirements.
Total		3			

4 CLOCKING

This section describes the PCI 6466 clocking requirements.

To correctly operate, the PCI 6466 requires both a primary and secondary clock.

4.1 PRIMARY AND SECONDARY CLOCK INPUTS

The PCI 6466 implements a separate clock input for each PCI interface. The primary interface is synchronized to the primary Clock input, P_CLKIN. The secondary interface is synchronized to the secondary Clock input, S_CLKIN.

The PCI 6466 primary and secondary Clock inputs can be asynchronous. There are no skew constraints between these Clock inputs; however, the maximum ratio between the primary and secondary clock frequencies are 1:4 or 4:1.

The PCI 6466 operates at a maximum frequency of 66 MHz. Output clocks S_CLKO[4:0] can be derived from P_CLKIN, P_CLKIN/2, or an external asynchronous clock source.

4.2 SECONDARY CLOCK OUTPUTS

The PCI 6466 has five secondary Clock outputs that can be used to drive up to four external secondary bus devices. Typically, S_CLKO0 or S_CLKO4 is used to drive the PCI 6466 S CLKIN signal.

The rules for using secondary clocks are as follows:

- Each secondary clock output is limited to no more than one PCI device. The PCI 6466 can drive one load in an embedded system or two loads when driving an adapter card slots (that is, the connector plus the adapter card).
- Each clock trace length, including the feedback clock to the PCI 6466 S_CLKIN signal, must have equal length and impedance.
- Terminate or disable unused secondary clock outputs to reduce power dissipation and noise in the system.

4.2.1 Disabling Secondary Clock Outputs

Secondary clock outputs may be disabled in two ways. If the S_CLKOFF input is asserted (high), S_CLKO0 is placed into a high-impedance state and S_CLKO[4:1] are disabled and driven low.

The Clock Control register (Transparent mode—CLKCNTRL; PCI:68h, Non-Transparent mode—CLKCNTRL; PCI:94h) allows individual clock outputs to be disabled. Clock outputs disabled by CLKCNTRL remain disabled, regardless of S_CLKOFF status.

4.2.2 Secondary Clock Control

The PCI 6466 uses the GPIO[2, 0] pins and MSK_IN signal to input a 16-bit Serial Data stream. This data stream is shifted into the Clock Control register, as soon as P_RSTIN# is detected de-asserted and S_RSTOUT# is detected, and is used for selectively disabling S_CLKO[4:0] (Transparent mode—CLKCNTRL[8:0]; PCI:68h, Non-Transparent mode—CLKCNTRL[8:0]; PCI:94h). S_RSTOUT# de-assertion is delayed until the PCI 6466 completes shifting in the Clock Mask data, taking 16 Clock cycles (32 cycles if operating at 66 MHz). After that, the GPIO[2, 0] pins can be used as general purpose I/O pins.

An External Shift register should be used to load and shift the data. (Refer to Figure 4-1.) The GPIO[2, 0] pins are used for Shift register control and serial data input, which occurs by way of a dedicated input signal, MSK IN. The Shift register circuitry is unnecessary for correct PCI 6466 operation. The Shift registers may be eliminated and, if S_CLKOFF is low, MSK_IN can be tied low to enable all S CLKO[4:0] signals, or tied high to disable all S_CLKO[4:0] signals to three-state. If S CLKO[4:0] are disabled to three-state, then it is recommended that pull-up resistors be added to the S_CLKO[4:0] pins to prevent noise from coupling into the PCI 6466. Table 4-1 delineates GPIO[2, 0] pin Shift register operation and Table 4-2 delineates serial data formatting, based on a design where the PCI 6466 secondary bus is used to drive up to four PCI adapter card slots or five devices in an embedded system.




Figure 4-1. GPIO Clock Mask Implementation on System Board Example

Notes: * Pulling the upper 74F166 bit 0 low enables S_CLKO4. In the Philips 74F166 PRSNTx# signals, x indicates the slot number, and the number in brackets indicates the appropriate PRSNT# signal (for example, PRSNT0[1]# is signal PRSNT1# of slot 0).




Figure 4-2. Clock Mask and Load Shift Timing

I—Clockina

Table 4-1. GPIO Shift Register Operation

Pin	Operation
GPIO0	Shift register Clock output at 66 MHz maximum frequency.
GPIO2	Shift Register Control. Values: 0 = Load 1 = Shift
GPIO1, GPIO3	Not used.

As noted in Table 4-2, the first eight bits contain the Philips 74F166 PRSNTx[2:1]# signal (refer to Figure 4-1) values for four slots, and control S_CLKO[3:0]. If one or both of the PRSNTx[2:1]# signals are 0, a card is present in the slot and the secondary clock for that slot is not masked. If these clocks are connected to devices and not to slots, tie one or both of the bits low, to enable the clock. The ninth bit is a clock device mask (*that is*, the bit enables or disables the clock for one device). This bit controls S_CLKO4—a value of 0 enables the clock, and 1 disables the clock.

If desired, the assignment of S_CLKOx to slots, devices, and PCI 6466 S_CLKIN input can be re-arranged from the assignment noted here. However, it is important that the Serial Data Stream format match the assignment of S_CLKOx. The GPIO[2, 0] pin serial protocol is designed to work with two Philips 74F166, 8-bit Bi-Directional Universal Shift registers.

Figure 4-1 illustrates an example application where the PCI 6466 is connected to four PCI adapter card slots. The PRSNTx[2:1]# pin values on the 74F166 devices are shifted into CLKCNTRL[7:0]. The PRSNT0[1]# value is shifted into CLKCNTRL[0], PRSNT0[2]# value is shifted into CLKCNTRL[1], and so forth. Bit 0 in the upper 74F166 is tied low, and thus enables S_CLKO4. In this application, S_CLKO4 may be used as the feedback to S_CLKIN.

When S_RSTOUT# is detected asserted and P_RSTIN# is detected de-asserted, the PCI 6466 drives GPIO2 low for one cycle to load the clock mask inputs into the Shift register. On the next cycle, the PCI 6466 drives GPIO2 high to perform a Shift operation. This shifts the clock mask into MSK_IN; the most significant bit is shifted in first, and the least significant bit is shifted in last. (Refer to Figure 4-2.)

After the Shift operation is complete, the PCI 6466 places GPIO[2, 0] into a high-impedance state and can de-assert S_RSTIN# if the Secondary Reset bit is clear (Transparent mode—BCNTRL[6]=0; PCI:3Eh, Non-Transparent mode—BCNTRL[6]=0; PCI:42h Shadow register). The PCI 6466 then ignores MSK_IN, and GPIO signal control reverts to the PCI 6466 GPIO Control registers. The Clock Disable bits can be subsequently modified through a Configuration Write command to the Clock Control register (CLKCNTRL) in device-specific Configuration space.

Table 4-2. GPIO Serial Data Format

CLKCNTRL[15:0]	Description	S_CLKO[4:0]
1:0	Slot 0 74F166 PRSNT0[2:1]# or Device 0	0
3:2	Slot 1 74F166 PRSNT1[2:1]# or Device 1	1
5:4	Slot 2 74F166 PRSNT2[2:1]# or Device 2	2
7:6	Slot 3 74F166 PRSNT3[2:1]# or Device 3	3
8	Device 4	4
15:9	Reserved	_

4.3 USING AN EXTERNAL CLOCK SOURCE

S_CLKIN_STB input allows for an indication that the secondary external clock source is stable. If this input is de-asserted (low), then this indicates that the S_CLKIN signal is not yet stable. The PCI 6466 does *not* de-assert S_RSTOUT# until S_CLKIN_STB is asserted (high). This ensures that a valid and stable secondary clock source is present before transactions can occur on the secondary bus.

The PCI 6466 uses two signals—OSCSEL# and OSCIN—when connecting an external clock source to the PCI 6466. During normal operation, the PCI 6466 generates S_CLKO[4:0] outputs, based on the PCI clock source (P_CLKIN). If OSCSEL# is asserted (low), then the PCI 6466 derives S_CLKO[4:0] from the OSCIN signal instead. Clock division is performed on the OSCIN and P_CLKIN clocks, depending on the P_M66EN and S_M66EN signal states.

4.4 FREQUENCY DIVISION OPTIONS

The PCI 6466 has built-in frequency division options to automatically adjust the S_CLKO[4:0] clocks for PCI 33 or 66 MHz operations. Table 4-3 lists the clock division ratios used, depending on the P_M66EN and S_M66EN signal states.

Table 4-3. PCI Clock Frequency Division Ratios

P_M66EN Value	S_M66EN Value	PCI Clock Frequency Division Ratio
1	1	1/1
1	0	1/2
0	1	1/1
0	0	1/1

Note: S_M66EN cannot be floating.

4.5 RUNNING SECONDARY PORT FASTER THAN PRIMARY PORT

The PCI 6466 allows the secondary port to use a higher clock frequency than that of the primary port. In this case, a secondary clock source, using an external oscillator or clock generator, must be provided.

If the external oscillator is connected to OSCIN and OSCSEL# is asserted (low), then the output generated by S_CLKO[4:0] is divided, as per Table 4-3. Division control can be disabled by pulling S_M66EN high and not connecting this pin to a PCI slot (which may be on the secondary bus). If the S_CLKO[4:0] outputs are not required, then the external clock can be fed directly into the S_CLKIN signal.

4.6 UNIVERSAL MODE CLOCK BEHAVIOR

The PCI 6466 clock behavior changes slightly when the device is configured in Universal mode.

In Universal Non-Transparent mode (U_MODE=1 and TRANS#=1), input to the S_CLKIN pin is ignored. Instead, the PCI 6466 uses the S_CLKO0 pin as the secondary interface clock input. As a result, S_CLKO0 operates as an input, rather than an output. The object of this is to allow the secondary interface clock to be derived from the PCI CLK of a CompactPCI backplane. When a suitably configured card is inserted into a CompactPCI system slot, the S_CLKO0 output drives the CompactPCI CLK0 clock lines on the backplane. However, when the card is inserted into a peripheral slot, the S_CLKO0 input is driven from the backplane clock.

4.7 PLL AND CLOCK JITTER

The PCI 6466 uses two PLLs, one for each interface. These PLLs can be individually disabled by connecting the P_PLLEN# or S_PLLEN# pin to 1.

The minimum input frequency of each PLL is 50 MHz. If a PCI 6466 port is used in a low-speed application (for example, at 33 MHz), then disable the appropriate PLL by setting P_PLLEN# or S_PLLEN# to high.

For typical adapter card designs, use the adapter card's M66EN pin to control the PCI 6466's primary PLL by connecting the input of an inverter to the M66EN pin and the output to the PCI 6466's P_PLLEN# input. This ensures that the primary PLL is disabled when operating at 33 MHz. A similar method may be required to control the secondary PLL, depending on the application.

The primary PLL is automatically enabled when SLPCIX is pulled to 0. Conversely, when SLPCIX is pulled to 1, enabling of the primary PLL is externally controlled by strapping P_PLLEN# high or low.

The PLL is sensitive to power and ground noise. A dedicated set of PLL Power and Ground pins are provided to reduce power and ground bounce caused by digital logic feeding into the PLLs. Connect the AV_{DD} pins for each PLL to a clean +1.8V supply and de-couple to the appropriate Ground pins.

Table 4-4 details the PLL operational parameters for the primary and secondary PLLs.

Table 4-4. PLL and Clock Jitter Parameters

able 4-4. PLL allu Clock ditter Parameters							
Parameter	Minimum	Typical	Maximum	Unit	Condition		
Input Frequency	50	_	66	MHz			
Input Rise and Fall Time	_	_	500	ps	_		
Input Cycle-to-Cycle Jitter	-100	_	+100	ps	_		
Input Jitter Modulation Frequency	М	ust be < 100 Kl	Hz to allow PLL tr	acking or > 30 MHz	to allow PLL filtering		
Output Cycle-to-Cycle Jitter	-150	_	+150	ps	Clean Power V _{DD} = 1.8V		
Output Duty Cycle	45	_	55	%	Clean Power V _{DD} = 1.8V		
Phase Lock Time	_	_	100	μs	Clean Power V _{DD} = 1.8V		
PLL Power Dissipation	_	9	25	mW	Clean Power V _{DD} = 1.8V F _{in} = F _{out} = 66 MHz		
Operating Ambient Temperature	-40		+85	°C	-		

4.8 DETECTING PCI BUS SPEED WITH THE REFERENCE CLOCK

The PCI 6466 has a Reference Clock input, REFCLK, which is used by a timer. Any fixed-frequency source can be used as a reference clock source, although 14.318 MHz is recommended.

The timer can be set to time the primary or secondary port Clock inputs (P_CLKIN or S_CLKIN, respectively). The Timer Control register controls the count period and the PCI clock to be timed (TMRCNTRL[7:4 and 2:1]; PCI:61h, respectively). Software can then read the timer value from the Timer Counter register (TMRCNT; PCI:62h) and calculate the corresponding port's clock frequency.

4.9 PRIMARY OR SECONDARY CLOCK FREQUENCY MEASUREMENT

REFCLK is used with the Timer Control and Timer Counter registers (TMRCNTRL; PCI:61h and TMRCNT; PCI:62h, respectively) to measure the approximate bus frequency on the primary or secondary interface.

The REFCLK clock frequency should be significantly slower than that of the primary and secondary clocks.

Software must select the target bus, using bit 1 of the Timer Counter Clock Source Select (TMRCNTRL[2:1]; PCI:61h). Note that TMRCNTRL[2] is always cleared to 0. Software sets the Timer Enable bit to start the measurement (TMRCNTRL[0]=1; PCI:61h). TMRCNTRL[0] remains set, and software polls the Timer Stop bit until the bit is set to 1 (TMRCNTRL[3]=1; PCI:61h). When TMRCNTRL[3]=1, the measurement is complete and the result is presented in the Timer Counter register. To start a measurement. the software must new set TMRCNTRL[0] to 0, and then 1.

The measurement process counts the total measured bus clock rising edges that occurred during the overall Count Period. The counter, however, accumulates only the bus clock rising edges that occurred during the high states of each Reference Clock cycle. The Count Period (TMRCNTRL[5:4]) values indicate the number of high states used to accumulate the count

(16, 32, 64, or 128). The total number of rising edges in all high states are accumulated and reported in the Timer Counter register. For example, if a Reference clock speed of 14.318 MHz is used, the size of each Reference clock high state is (1/14.318M)/2 = 349 ns.

The Timer Counter register stores the accumulated count of rising edges within the Count Period. When the measurement is finished (indicated by TMRCNTRL[3]=1), the TMRCNT register value can be used to determine the approximate bus speed.

Example:

- Reference Clock Speed = 14.318 MHz
- Measured Clock = Secondary Bus Clock
- Count Period (Number of Windows; TMRCNTRL[5:4]=00b) = 16
- Secondary Bus Speed = 66 MHz

Based on this configuration, TMRCNTRL[1] is set to 1 because the secondary bus clock is the measured clock. TMRCNTRL[5:4] are set to 00b for 16 high states. The software first writes 0 to TMRCNTRL[0] (assuming there is a previous measurement), then writes 1 to start the measurement. Software polls TMRCNTRL[3] until the bit is set to 1.

Expected Timer Counter Count for this Example:

Because the Reference clock is 14.318 MHz, each window size is about 349 ns.

If the measured clock speed is 66 MHz, the clock period is about 15 ns. Therefore, each window count is 23 or 24 (349 / 15).

Because 16 windows (high states) were opened, the total count is in the range of $23 \times 15 = 345$ and $24 \times 15 = 360$.

Note: For further details, refer to the TMRCNTRL and TMRCNT registers in Section 6, "Registers."

5 RESET AND INITIALIZATION

This section describes secondary bus mode and frequency initialization, 66 MHz operation, reset, and register initialization.

5.1 SECONDARY BUS MODE AND FREQUENCY INITIALIZATION SEQUENCE

At the rising edge of P_RSTIN#, the PCI 6466 latches the frequency and mode of its primary bus.

5.2 66 MHZ OPERATION

The P_M66EN and S_M66EN signals indicate whether the primary and secondary interfaces are operating at 66 MHz. This information is needed to control the secondary bus frequency. *PCI r3.0* prohibits PCI clock frequency changes above 33 MHz, *except* during a PCI reset.

The following primary and secondary bus frequency combinations are supported when using the primary P CLKIN signal to generate secondary clock outputs:

- · 66 MHz primary bus, 66 MHz secondary bus
- 66 MHz primary bus, 33 MHz secondary bus
- · 33 MHz primary bus, 33 MHz secondary bus

If P_M66EN is low (*for example*, the primary bus runs at 33 MHz), the PCI 6466 drives S_M66EN low to indicate that the secondary bus is operating at 33 MHz. If the secondary bus is set to run faster than the primary bus, S_M66EN need not be connected to secondary PCI devices.

The PCI 6466 can also generate S_CLKO[4:0] outputs from OSCIN, if enabled. When the PCI 6466 is using asynchronous clock inputs (*for example,* S_CLKO[4:0] are not derived from P_CLKIN or OSCIN), the previously listed frequencies are not the only possible clock combinations. If an external clock is used for the secondary interface, the PCI 6466 operates with a maximum ratio of 1:4 or 4:1 between the primary and secondary bus clocks.

For further details, refer to Section 4.4, "Frequency Division Options," and Section 4.5, "Running Secondary Port Faster than Primary Port."

5.3 RESET

This subsection describes the primary and secondary interface, and chip reset mechanisms. The PCI 6466 has three Reset inputs—PWRGD, P_RSTIN#, and S_RSTIN#. In addition, the PCI 6466 can respond to Power Management-initiated and software-controlled internal resets.

After the Reset signals are de-asserted, the PCI 6466 requires 512 clocks to initialize bridge functions. During this initialization, Type 0 accesses can be accepted. If cross-bridge traffic is presented to the PCI 6466, the device changes to an unknown state.

Note: Care must be taken when using P_RSTOUT# and S_RSTOUT# to feed into their corresponding Reset input signals (P_RSTIN# and S_RSTIN#, respectively). P_RSTIN# can cause S_RSTOUT# assertion and S_RSTIN# can cause P_RSTOUT# assertion. Therefore, there is the potential to lock the PCI 6466 in a permanent Reset cycle if both Reset outputs are fed back to their corresponding inputs.

5.3.1 Power Good Reset

When PWRGD is not active, the following occurs:

- PCI 6466 immediately places all primary PCI interface signals (except P_RSTOUT#) into a high-impedance state.
- 2. PCI 6466 performs a full chip reset.
- P_RSTOUT# is not asserted in Transparent mode, but is asserted in Non-Transparent mode.
 S_RSTOUT# is asserted (low).
- 4. All registers and extended registers with default values are reset.
- 5. If P_RSTIN# is low, PWRGD going from low-to-high causes the serial EEPROM to be loaded.


Note: The PCI 6466 requires a clean low-to-high transition for PWRGD input. The PWRGD signal is not internally de-bounced—it must be externally de-bounced and a high input must reflect that the power is stable.

The asserting and de-asserting edges of PWRGD can be asynchronous to P_CLKIN and S_CLKIN. Usually, PWRGD should not change to low when P_RSTIN# and/or S_RSTIN# are high.

If P_RSTIN# is de-asserted before PWRGD assertion, the primary PCI signals remain in a high-impedance state because PWRGD is not asserted. S_RSTOUT# remains asserted until a few clocks after PWRGD assertion. Similarly, if S_RSTIN# is de-asserted before PWRGD assertion, the secondary PCI signals remain in a high-impedance state.

When PWRGD is de-asserted, all primary and secondary PCI signals are placed into a high-impedance state. S_RSTOUT# remains asserted until PWRGD is asserted. (Refer to Timing Diagram 1-1.)

In general, ensure PWRGD is ahead of P_RSTIN# and S_RSTIN#.



Timing Diagram 1-1. PWRGD Assertion

5.3.2 Primary Reset Input

To properly reset, the PCI 6466 requires at least two clocks before the P_RSTIN# rising edge.

When P_RSTIN# is asserted, the following events occur:

- PCI 6466 immediately places all primary PCI interface signals (except P_RSTOUT#) into a high-impedance state.
- 2. Transparent mode:
 - All registers (except Sticky Scratch registers, SCRATCHx; EXT:00h to 07h) are reset.
 - S_RSTOUT# is driven active to indicate a primary PCI reset.

Non-Transparent mode:

- Primary Configuration registers at offsets 00h to 3Fh and Shadow registers at offsets 40h to 77h are reset.
- Upon P_RSTIN# de-assertion, S_INTA# is asserted and the appropriate Status bit set (DWNINTSR[4]=1; PCI:CAh) if the primary PCI Interrupt Event is enabled (DWNINTE[4]=1; PCI:CFh).
- PCI 6466 performs a Primary Port reset.
 The secondary port and Sticky Scratch registers are not affected.
- In Transparent and Universal Transparent modes, P_RSTIN# assertion automatically causes a secondary port reset and S_RSTOUT# assertion. S_TRDY#, S_DEVSEL#, and S_STOP# are driven for PCI speed inquiry.
- Clock Disable bits (Transparent mode— CLKCNTRL[8:0]; PCI:68h, Non-Transparent mode—CLKCNTRL[8:0]; PCI:94h) are shifted in at P_RSTIN# de-assertion.

The asserting and de-asserting edges of P_RSTIN# can be asynchronous to P CLKIN and S CLKIN.

When P_RSTIN# is asserted, all primary PCI interface signals, including the primary Request output, are immediately placed into a high-impedance state. All Posted Write and Delayed Transaction Data buffers are reset. Therefore, transactions residing in the buffers are discarded upon P_RSTIN# assertion.

5.3.3 Primary Reset Output— Non-Transparent Mode

P_RSTOUT# is used only for Non-Transparent mode operation, and is not valid when the PCI 6466 is in Transparent mode.

When operating in Non-Transparent mode, the PCI 6466 asserts P_RSTOUT# when one of the following conditions is met:

- PWRGD input is asserted low in Non-Transparent mode (TRANS#=1).
- S_RSTIN# (using the S_RSTOUT# pin) is asserted in Universal Non-Transparent mode (U_MODE=1 and TRANS#=1).
- S_RSTIN# is asserted in standard Non-Transparent mode, with the primary port having boot priority (TRANS#=1 and P_BOOT=1).
- Non-Transparent Diagnostic Control register Primary Reset bit is set (DCNTRL[5]=1; PCI:D9h).
 - P_RSTOUT# remains asserted until the Primary Reset Output Mask bit is cleared (DCNTRL[4]=0; PCI:D9h).

5.3.4 Secondary Reset Input— Non-Transparent Mode

The S_RSTIN# pin is used only during Non-Transparent mode. In Universal Non-Transparent mode, the S_RSTOUT# pin functions as the secondary port Reset Input pin. When S_RSTIN# is asserted, the following events occur:

- 1. PCI 6466 immediately places all secondary PCI interface signals (*except* S_RSTOUT#) into a high-impedance state.
- 2. Non-Transparent mode secondary Configuration registers at offsets 00h to 3Fh are reset.
- P_RSTOUT# is driven active to indicate a secondary PCI reset if the Primary Reset Output Mask bit is not set (DCNTRL[4]=0; PCI:D9h).
- Upon S_RSTIN# de-assertion, P_INTA# is driven active and the Status bit is set if the secondary PCI Interrupt Event is enabled (UPSINTSR[4]=1; PCI:CEh and UPSINTE[4]=1; PCI:CBh, respectively).
- 5. PCI 6466 performs a Secondary Port reset. The primary port and Sticky Scratch registers (SCRATCHx; EXT:00h to 07h) are not affected.

The asserting and de-asserting edges of S_RSTIN# can be asynchronous to P_CLKIN and S_CLKIN.

Note: When not used, connect or pull S_RSTIN# high.

In Non-Transparent mode, when S_RSTIN# is asserted low, all secondary PCI interface signals, including the secondary Grant outputs, are immediately placed into a high-impedance state. All Posted Write and Delayed Transaction Data buffers are reset. Therefore, transactions residing in the buffers are discarded upon S_RSTIN# assertion.

When S_RSTOUT# is asserted by way of the Secondary Reset bit (Transparent mode—BCNTRL[6]=1; PCI:3Eh, Non-Transparent mode—BCNTRL[6]=1; PCI:42h Shadow register), the PCI 6466 remains accessible during secondary reset and continues to respond to accesses to its Configuration space from the primary interface.

5.3.4.1 Universal Mode Secondary Reset Input

In Universal Non-Transparent mode (U_MODE=1 and TRANS#=1), S_RSTOUT# is disabled and the S_RSTOUT# pin is used as the equivalent of the S_RSTIN# pin. During this mode, a low input presented at S_RSTOUT# causes a Secondary Port reset. S RSTIN# is not used in this mode.

5.3.5 Secondary Reset Output

The PCI 6466 is responsible for driving the secondary bus reset signal, S_RSTOUT#. The PCI 6466 asserts S_RSTOUT# when one of the following conditions is met:

- P_RSTIN# is asserted. S_RSTOUT# remains asserted when one of the following conditions is met:
 - Secondary Clock Serial Disable Mask (Transparent mode—CLKCNTRL[8:0]; PCI:68h, Non-Transparent mode— CLKCNTRL[8:0]; PCI:94h) is being shifted in (16 Clock cycles after P_RSTIN# de-assertion), using MSK_IN and GPIO[2, 0]
 - S CLKIN STB is low
- Diagnostic Control register Chip Reset and Bridge Control Secondary Reset bits are set (Transparent mode—DCNTRL[0]=1; PCI:41h and BCNTRL[6]=1; PCI:3Eh, Non-Transparent mode— DCNTRL[0]=1; PCI:D9h and BCNTRL[6]=1; PCI:42h, respectively).

S_RSTOUT# remains asserted until the Secondary Reset Output Mask bit is cleared (Transparent mode—DCNTRL[3]=0; PCI:41h, Non-Transparent mode—DCNTRL[3]=0; PCI:D9h).

In Transparent mode, or Non-Transparent mode with P_BOOT=0, when there is a D_{3hot} -to- D_0 transition with the Power Management Control/Status register Power State bits programmed to D_0 (PMCSR[1:0]=00b; PCI:E0h), S_RSTOUT# is active for 16 primary port PCI Clock cycles.

In Transparent and Universal Transparent modes, while S_RSTOUT# is asserted, S_DEVSEL#, S_STOP#, and S_TRDY# are driven for PCI speed inquiry. (Refer to Table 5-2 for status of all affected signals.)

5.3.6 JTAG Reset

Refer to Section 23.1.4, "JTAG Reset Input TRST#."

5.3.7 Software Resets

The Diagnostic Control register Chip Reset bit can be used to reset the PCI 6466 as the PWRGD input (Transparent mode—DCNTRL[0]=1; PCI:41h, Non-Transparent mode—DCNTRL[0]=1; PCI:D9h). This action does not cause P_RSTOUT# assertion. However, the This action causes S_RSTOUT# assertion; however, the signals are *not* placed into a high-impedance state. Additionally, if the PCI 6466 is in Non-Transparent mode, the serial EEPROM autoloads.

When the Chip Reset bit is set, all registers and chip states are reset. When chip reset completes, within four PCI Clock cycles after completion of the Configuration Write operation that sets the Chip Reset bit, the Chip Reset bit automatically clears and the PCI 6466 is ready for configuration. During chip reset, the PCI 6466 is inaccessible.

5.3.8 Power Management Internal Reset

In Transparent mode, or Non-Transparent mode with P_BOOT=0, when there is a D_{3hot} -to- D_0 transition with the Power Management Control/Status register Power State bits programmed to D_0 (PMCSR[1:0]=00b; PCI:E0h), an internal reset equivalent to P_RSTIN# is generated and all relevant registers are reset. However, P_RSTOUT# and S_RSTOUT# are *not* asserted.

In Non-Transparent mode with P_BOOT=1, when there is a D_{3hot} -to- D_0 transition with the Power State bits programmed to D_0 , P_RSTOUT# is **not** asserted.

5.3.9 Reset Inputs Effect on PCI 6466

Other Transparent and Non-Transparent mode-related reset controls can be used to generate primary or secondary Reset outputs. Table 5-1 depicts the effect of various Reset inputs on the PCI 6466.

Table 5-1. Reset Input Effect on PCI 6466

Operating Mode Reset Inputs	Transparent Mode	Universal Transparent Mode	Non-Transparent Mode	Universal Non-Transparent Mode (S_RSTOUT# Used as Secondary Reset Input)		
P_RSTIN#	Resets primary and secondary Asserts S_RSTOUT# Causes serial EEPROM load		Resets only primary port Asserts S_RSTOUT# Causes serial EEPROM load	Resets only primary port Causes serial EEPROM load		
S_RSTIN#	Not Used		Resets only secondary port Asserts P_RSTOUT#	Not Used		
S_RSTOUT#	Not used as input		Not used as input	Used as reset input and resets only secondary port Asserts P_RSTOUT#		
S_CLK_STB not active	Resets only secondary port Asserts S_RSTOUT#				Asserts S_RSTOUT#	No effect
PWRGD not ready	Asserts S_RSTOUT# Resets Sticky Scratch regist (SCRATCHx; EXT:00h – 07 Causes serial EEPROM load	7h)	Asserts P_RSTOUT# and S_RSTOUT# Causes serial EEPROM load Resets Sticky Scratch registers	Asserts P_RSTOUT# Causes serial EEPROM load Resets Sticky Scratch registers		
Transparent mode Chip Reset (DCNTRL[0]=1; PCI:41h)	Resets internal state machines	and S_RSTIN#	N/A			
Non-Transparent mode Chip Reset (DCNTRL[0]=1; PCI:D9h)	N/A		Resets internal state machines Causes serial EEPROM load	Resets internal state machines		
Transparent mode Secondary Reset (BCNTRL[6]=1; PCI:3Eh)	Asserts S_RSTOUT#		N/A			
Non-Transparent mode Secondary Reset (BCNTRL[6]=1; PCI:42h Shadow register)	N/A		Causes S_RSTOUT# to be active	No effect		
Non-Transparent mode Primary Reset (DCNTRL[5]=1; PCI:D9h)	N/A		Causes P_RSTOUT# to be ac	ctive		

5.3.10 Pin States during PWRGD, **RSTIN#**, and Device Hiding

supports PWRGD, P_RSTIN#, The PCI 6466 S_RSTIN#, and device hiding. Table 5-2 depicts the pin state for each event. With the exception of the

Power Not Good state (PWRGD=0), all states assume a valid input clock.

For device hiding, the pin follows the corresponding mode's value to the left, except for differences listed in the "Device Hiding" column.

Legend:

U = Undetermined

I = Input only

T = Placed into a high-impedance state

D1 = Drive 1 to output D0 = Drive 0 to output

D01 = Can drive both 0 or 1 to output

Table 5-2. Pin States during PWRGD, P_RSTIN#, S_RSTIN#, and Device Hiding

Power-Up/Reset PCI 6466 Pins	PWRGD=0, with or without Clock, P_RSTIN#=X	Transparent Mode, PWRGD=1 and P_RSTIN#=0	Non-Transparent Mode, P_RSTIN#=0 and S_RSTIN#=0	Non-Universal, Non-Transparent Mode, P_RSTIN#=1 and S_RSTIN#=0	Universal Non-Transparent Mode, p_RSTIN#=1 and S_RSTIN#=0	Device Hiding Ejector Switch Open, P_RSTIN#=1 and S_RSTIN#=1
BPCC_EN	I	I	1	ı	I	*
DEV64#	I	I	I	I	ı	*
EEPCLK	No P_CLKIN: U With P_CLKIN: D1	D1	D1	D1	D1	*
EEPDATA	No P_CLKIN: U With P_CLKIN: D1	D1	D1	D1	D1	*
EJECT	I	I	I	I	I	*
ENUM#	Т	Т	Т	Т	Т	*
GPIO0	D1	D1	D0	D01	D01	T if not used as output
GPIO[2:1]	D0	D0	D0	D01	D01	T if not used as output
GPIO[15:14, 12:3}	Т	Т	Т	Т	Т	*
L_STAT - EJECT=0	D1	D1	D1	D01	D01	D0
MSK_IN	I	I	I	I	I	*
OSCIN	ı	I	I	I	I	*

^{* =} Pin follows corresponding mode's value to the left, except for differences listed in "Device Hiding" column

Table 5-2. Pin States during PWRGD, P_RSTIN#, S_RSTIN#, and Device Hiding (Continued)

Power-Up/Reset PCI 6466 Pins	PWRGD=0, with or without Clock, P_RSTIN#=X	Transparent Mode, PWRGD=1 and P_RSTIN#=0	Non-Transparent Mode, P_RSTIN#=0 and S_RSTIN#=0	Non-Universal, Non-Transparent Mode, P_RSTIN#=1 and S_RSTIN#=0	Universal Non-Transparent Mode, p_RSTIN#=1 and S_RSTIN#=0	Device Hiding Ejector Switch Open, P_RSTIN#=1 and S_RSTIN#=1
OSCSEL#	I	ı	ı	ı	ı	*
P_ACK64#	Т	Т	Т	Т	Т	*
P_AD[63:0]	Т	Т	Т	Т	Т	*
P_AV _{DD}	I	I	I	I	I	*
P_AV _{SS}	I	ı	ı	ı	ı	*
P_BOOT	ı	ı	ı	ı	I	*
P_CBE[7:0]#	Т	Т	Т	Т	Т	*
P_CLKIN	ı	I	I	I	I	*
P_CLKOE	ı	I	I	I	I	*
P_CLKRUN#	ı	I	I	I	I	*
P_CR	I	I	I	I	I	*
P_DEVSEL#	Т	Т	Т	Т	Т	*
P_FRAME#	Т	Т	Т	Т	Т	*
P_GNT#	ı	I	I	I	I	*
P_IDSEL	I	I	I	I	I	*
P_INTA# (Non-Transparent Mode)	Т	Т	Т	Т	Т	*
P_IRDY#	Т	Т	Т	Т	Т	*
P_LOCK#	Т	Т	Т	Т	Т	*
P_M66EN#	ı	ı	I	I	I	*
P_PAR	Т	Т	Т	Т	Т	*
P_PAR64	Т	Т	Т	Т	Т	*

Table 5-2. Pin States during PWRGD, P_RSTIN#, S_RSTIN#, and Device Hiding (Continued)

Power-Up/Reset PCI 6466 Pins	PWRGD=0, with or without Clock, P_RSTIN#=X	Transparent Mode, PWRGD=1 and P_RSTIN#=0	Non-Transparent Mode, P_RSTIN#=0 and S_RSTIN#=0	Non-Universal, Non-Transparent Mode, P_RSTIN#=1 and S_RSTIN#=0	Universal Non-Transparent Mode, p_RSTIN#=1 and S_RSTIN#=0	Device Hiding Ejector Switch Open, P_RSTIN#=1 and S_RSTIN#=1
P_PERR#	Т	Т	Т	Т	Т	*
P_PLLEN#	I	I	ı	ı	I	*
P_PME#	Т	Т	Т	Т	Т	*
P_REQ#	Т	Т	Т	D1	D1	*
P_REQ64#	Т	Т	Т	Т	Т	*
P_RSTIN#	ı	I	I	I	I	*
P_RSTOUT#	D1 (Transparent mode) D0 (Non-Transparent mode)	D1	D0	D0	D0	D1
PRV_DEV	I	I	I	I	I	*
P_SERR#	Т	Т	Т	Т	Т	*
P_STOP#	Т	Т	Т	Т	Т	*
P_TRDY#	Т	Т	Т	Т	Т	*
P_TST[1:0]	I	I	I	I	I	*
P_V _{IO}	I	I	I	I	I	*
PWRGD	I	I	I	I	I	*
REFCLK	I	I	I	I	I	*
S_ACK64#	Т	Т	Т	Т	Т	*
S_AD[63:0]	Т	D0	Т	Т	Т	*
S_AV _{DD}	I	I	I	I	I	*
S_AV _{SS}	I	I	I	I	I	*
S_CBE[7:0]#	Т	D0	Т	Т	Т	*
S_CFN#	I	I	I	I	I	*

Table 5-2. Pin States during PWRGD, P_RSTIN#, S_RSTIN#, and Device Hiding (Continued)

Power-Up/Reset PCI 6466 Pins	PWRGD=0, with or without Clock, P_RSTIN#=X	Transparent Mode, PWRGD=1 and P_RSTIN#=0	Non-Transparent Mode, P_RSTIN#=0 and S_RSTIN#=0	Non-Universal, Non-Transparent Mode, P_RSTIN#=1 and S_RSTIN#=0	Universal Non-Transparent Mode, p_RSTIN#=1 and S_RSTIN#=0	Device Hiding Ejector Switch Open, P_RSTIN#=1 and S_RSTIN#=1
S_CLKIN	I	I	I	Т	- Not Used	*
S_CLKIN_STB	I	I	I	I	I	*
S_CLKO0 - S_CLKOFF=0 - S_CLKOFF=1	D01 D0	D01 D0	D01 D0	D01 D0	I I	*
S_CLKO[4:1] - S_CLKOFF=0 - S_CLKOFF=1	D01 D0	D01 D0	D01 D0	D01 D0	D01 D0	*
S_CLKOFF	I	I	ı	ı	ı	*
S_CR	I	I	I	I	I	*
S_DEVSEL#	Т	Т	Т	Т	Т	*
S_FRAME#	Т	Т	Т	Т	Т	*
S_GNT0#	Т	D1	Т	Т	I	*
S_GNT[7:1]#	Т	D1	Т	Т	Т	*
S_IDSEL	I	I	I	I	I	*
S_INTA# or S_CLKRUN# if in Non-Universal Transparent mode	T D0 if Non-Universal Transparent mode	D0	Т	Т	Т	*
S_IRDY#	Т	Т	Т	Т	Т	*
S_LOCK#	Т	Т	Т	Т	Т	*
S_M66EN#	I	I	I	I	I	*
S_PAR	Т	Т	Т	Т	Т	*
S_PAR64	Т	Т	Т	Т	Т	*
S_PERR#	Т	Т	Т	Т	Т	*
S_PLLEN#	I	I	I	I	I	*

Table 5-2. Pin States during PWRGD, P_RSTIN#, S_RSTIN#, and Device Hiding (Continued)

Power-Up/Reset PCI 6466 Pins	PWRGD=0, with or without Clock, P_RSTIN#=X	Transparent Mode, PWRGD=1 and P_RSTIN#=0	Non-Transparent Mode, P_RSTIN#=0 and S_RSTIN#=0	Non-Universal, Non-Transparent Mode, P_RSTIN#=1 and S_RSTIN#=0	Universal Non-Transparent Mode, p_RSTIN#=1 and S_RSTIN#=0	Device Hiding Ejector Switch Open, P_RSTIN#=1 and S_RSTIN#=1
S_PME#	Т	Т	Т	Т	Т	*
S_REQ0#	Т	I	I	I	D1	*
S_REQ[7:1]#	I	I	I	I	I	*
S_REQ64#	Т	D0	Т	Т	Т	*
S_RSTIN#	I	I	I	I	I	*
S_RSTOUT#	D0	D0	D0	D01	I	D1 I in Universal Non-Transparent mode
S_SERR#	Т	Т	Т	Т	Т	*
S_STOP#	Т	Т	Т	Т	Т	*
S_TRDY#	Т	Т	Т	Т	Т	*
S_TST[1:0]	I	I	I	I	I	*
S_V _{IO}	I	I	I	I	I	*
SLPCIX	I	I	I	I	I	*
V _{DD_CORE}	I	I	I	I	I	*
V _{DD_IO}	I	I	I	I	I	*
V _{SS}	I	I	I	I	I	*
XB_MEM (Non-Transparent Mode)	I	I	I	I	I	*

5.4 REGISTER INITIALIZATION

The PCI 6466 Configuration registers may be initialized in one of three ways:

- · Default values
- Serial EEPROM contents
- · Host initialization

5.4.1 Default Initialization

After P_RSTIN# de-assertion or PWRGD assertion (whichever occurs later), the PCI 6466 automatically checks for a valid a serial EEPROM. If the serial EEPROM is not valid nor present, the PCI 6466 automatically loads default values into the Configuration registers. (Refer to the "Value after Reset" column of the register tables in Section 6, "Registers.")

The Sticky Scratch registers (SCRATCH*x*; EXT:00h to 07h) are cleared only if PWRGD is de-asserted.

5.4.2 Serial EEPROM Initialization

After P_RSTIN# de-assertion or PWRGD assertion (whichever occurs later), if the PCI 6466 finds a valid serial EEPROM, register values are loaded from the serial EEPROM and overwrite the default values. (Refer to Section 7.3, "Serial EEPROM Autoload Mode at Reset.")

5.4.3 Host Initialization

When device initialization is complete, the host system may access the appropriate registers to configure them according to system requirements.

Typically, registers are accessed by performing Type 0 Configuration accesses from the appropriate bus. The exceptions to this are the Extended registers, which are accessed using the Extended Register Index and Data registers (EXTRIDX; PCI:D3h and EXTRDATA; PCI:D4h, respectively).

For details regarding register access, refer to Section 6, "Registers."

Note: Not all registers may be written to nor available from both sides of the bridge.

6 REGISTERS

This section describes the PCI 6466 Transparent and Non-Transparent mode PCI registers.

As a transparent PCI bridge, the PCI 6466 includes the standard Type 01h Configuration Space header as defined in *P-to-P Bridge r1.2*.

As a Non-Transparent PCI bridge, the PCI 6466 includes the standard Type 0h Configuration Space header as defined in *PCI r3.0*. These registers operate as defined in *PCI r3.0*.

Note: Registers listed with a PCI offset or address are accessed by standard PCI Type 0 Configuration accesses.

6.1 PCI CONFIGURATION REGISTER ADDRESS MAPPING—TRANSPARENT MODE

Table 6-1. PCI Configuration Register Address Mapping—Transparent Mode

PCI Configuration Register Address		tware compatibility value of the compatibution write 0 to all			PCI Writable	Serial EEPROM Writable
00h	Devic	ce ID*	Vend	lor ID*	Yes	Yes
04h	Primary	Status	Primary	Command	Yes	No
08h		Class Code*		Revision ID	Yes	Yes
0Ch	Built-In Self-Test (Not Supported)	Header Type*	Primary Latency Timer	Cache Line Size	Yes	Yes
10h – 14h		Rese	erved		No	No
18h	Secondary Latency Timer	Subordinate Bus Number	Secondary Bus Number	Primary Bus Number	Yes	No
1Ch	Seconda	ry Status	I/O Limit	I/O Base	Yes	No
20h	Memor	ry Limit	Memo	ry Base	Yes	No
24h	Prefetchable	Memory Limit	Prefetchable	Memory Base	Yes	No
28h		Prefetchable Memor	y Base Upper 32 Bits		Yes	No
2Ch		Prefetchable Memor	y Limit Upper 32 Bits		Yes	No
30h	I/O Limit Up	pper 16 Bits	I/O Base U	pper 16 Bits	Yes	No
34h		Reserved New Capability Pointer			No	No
38h		Rese	erved		No	No
3Ch	Bridge	Control	Interrupt Pin	Reserved	Yes	No
40h	Arbiter	Control	Diagnostic Control	Chip Control	Yes	No
44h	Miscellaneo	ous Options	Timeout Control	Primary Flow-Through Control	Yes	Yes
48h	Secondary Incremental Prefetch Count	Primary Incremental Prefetch Count	Secondary Initial Prefetch Count	Primary Initial Prefetch Count	Yes	Yes
4Ch	Buffer Control	Secondary Flow-Through Control	Secondary Maximum Prefetch Count	Primary Maximum Prefetch Count	Yes	Yes
50h	Reserved	Test	Internal Ar	biter Control	Yes	No
54h	Serial EEP	ROM Data	Serial EEPROM Address	Serial EEPROM Control	Yes	No
58h		Rese	erved		No	No
5Ch		Rese	erved		No	No
60h	Timer (Counter	Timer Control	Reserved	Yes	No
64h	GPIO[3:0] Input Data	GPIO[3:0] Output Enable	GPIO[3:0] Output Data	P_SERR# Event Disable	Yes	No
68h	Clock Run	P_SERR# Status	Clock	Control	Yes	No
6Ch	Private Me	mory Limit	Private Me	emory Base	Yes	No
70h		Private Memory B	ase Upper 32 Bits		Yes	No
74h		Private Memory Limit Upper 32 Bits				No
78h – 98h		Rese	erved		No	No

Table 6-1. PCI Configuration Register Address Mapping—Transparent Mode (Continued)

PCI Configuration Register	To ensure software compatibility with other versions of the PCI 6466 family and to ensure compatibility with future enhancements, write 0 to all unused bits.				PCI	Serial EEPROM
Address	31 24	23 16	15 8	7 0	Writable	Writable
9Ch	GPIO[7:4] Input Data	GPIO[7:4] Output Enable	GPIO[7:4] Output Data	Hot Swap Switch and Read-Only Register Control	Yes	No
A0h	GPIO[15:14, 12:8] Input Data	GPIO[15:14, 12:8] Output Enable	GPIO[15:14, 12:8] Output Data	Power-Up Status	Yes	No
ACh – CCh		Rese	erved		No	No
D0h	Extended Register Index		Reserved		Yes	No
D4h		Extended R	egister Data		Yes	No
D8h		Rese	erved		No	No
DCh	Power Manager	nent Capabilities	Power Management Next Capability Pointer (E4h)	Power Management Capability ID (01h)	Yes	Yes
E0h	Power Management Data*	PMCSR Bridge Supports Extensions	Power Manageme	ent Control/Status*	Yes	Yes
E4h	Reserved	Hot Swap Control/ Status (0h)	Hot Swap Next Capability Pointer (E8h)	Hot Swap Control (Capability ID) (06h)	Yes	No
E8h	VPD Add	dress (0h)	VPD Next Capability Pointer (F0h)**	VPD Capability ID (03h)	Yes	No
ECh	VPD Data (0h)				Yes	No
F0h – FCh		Rese	Reserved			

Notes: Refer to the individual register descriptions to determine which bits are writable.

^{*} Writable only when the Read-Only Registers Write Enable bit is set (HSSRRC[7]=1; PCI:9Ch). Refer to the individual register descriptions to determine which bits are writable.

^{**} The PCI 6466 contains PCI-X Extended registers (one of which is at offset F0h); however, these registers are not supported in this version of the product.

6.1.1 PCI Type 1 Header—Transparent Mode

Register 6-1. (PCIIDR; PCI:00h) PCI Configuration ID

Bit	Description	Read	Write	Value after Reset
15:0	Vendor ID. Identifies PCI 6466 manufacturer. Defaults to the PCI-SIG-issued PLX Vendor ID (10b5h), if a blank or no serial EEPROM is present.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	10b5h
04.40	Device ID. Identifies the particular device. Defaults to PLX PCI 6466 part number (6540h), if a blank or no serial EEPROM is present.	Var	Only if HSSRRC[7]=1;	05.401
31:16	Notes: In Non-Transparent mode, defaults to 6541h on the primary bus and 6542h on the secondary bus.	Yes	Serial EEPROM	6540h
	The internal silicon indicates 654xh, rather than 6466h.			

Register 6-2. (PCICR; PCI:04h) Primary PCI Command

Bit	Description	Read	Write	Value after Reset
0	I/O Space Enable. Controls bridge response to I/O accesses on primary interface. Values: 0 = Ignores I/O transactions 1 = Enables response to I/O transactions	Yes	Yes	0
1	Memory Space Enable. Controls bridge response to Memory accesses on primary interface. Values: 0 = Ignores Memory transactions 1 = Enables response to Memory transactions	Yes	Yes	0
2	Bus Master Enable. Controls bridge ability to operate as a master on primary interface. Values: 0 = Does not initiate transactions on primary interface and disables response to Memory or I/O transactions on secondary interface 1 = Enables bridge to operate as a master on primary interface	Yes	Yes	0
3	Special Cycle Enable. Not Supported.	Yes	No	0
4	Memory Write and Invalidate Enable. Not Supported.	Yes	No	0
5	VGA Palette Snoop Enable. Controls bridge response to VGA-compatible Palette accesses. Values: 0 = Ignores VGA Palette accesses on primary interface 1 = Enables response to VGA Palette writes on primary interface (I/O address AD[9:0]=3C6h, 3C8h, and 3C9h) Note: If BCNTRL[3]=1; PCI:3Eh (VGA Enable bit), then VGA Palette accesses are forwarded, regardless of the PCICR[5] value.	Yes	Yes	0
6	Parity Error Response Enable. Controls bridge response to Parity errors. Values: 0 = Ignores Parity errors 1 = Performs normal parity checking	Yes	Yes	0
7	Wait Cycle Control. If set to 1, the PCI 6466 performs address/data stepping.	Yes	Yes	1

Register 6-2. (PCICR; PCI:04h) Primary PCI Command (Continued)

Bit	Description	Read	Write	Value after Reset
8	P_SERR# Enable. Controls the primary System Error (P_SERR#) pin enable. Values: 0 = Disables P_SERR# driver 1 = Enables P_SERR# driver	Yes	Yes	0
9	Fast Back-to-Back Enable. Controls bridge ability to generate Fast Back-to-Back transactions to various devices on primary interface. Values: 0 = No Fast Back-to-Back transactions 1 = Reserved; PCI 6466 does not generate Fast Back-to-Back cycles	Yes	Yes	0
15:10	Reserved.	Yes	No	0h

Register 6-3. (PCISR; PCI:06h) Primary PCI Status

Bit	Description	Read	Write	Value after Reset
3:0	Reserved.	Yes	No	0h
4	New Capability Functions Support. Writing 1 supports New Capabilities Functions. The New Capability Function ID is located at the PCI Configuration space offset, determined by the New Capabilities linked list pointer value at CAP_PTR; PCI:34h.	Yes	No	1
5	66 MHz-Capable. If set to 1, this device supports a 66 MHz PCI clock environment.	Yes	No	1
6	UDF. No User-Definable Features.	Yes	No	0
7	Fast Back-to-Back Capable. Fast Back-to-Back write capable on primary port.	Yes	No	0
8	Data Parity Error Detected. Set when the following conditions are met: P_PERR# is asserted, and Command register Parity Error Response Enable bit is set (PCICR[6]=1; PCI:04h) Writing 1 clears bit to 0.	Yes	Yes/Clr	0
10:9	DEVSEL# Timing . Reads as 01b to indicate PCI 6466 responds no slower than with medium timing.	Yes	No	01b
11	Signaled Target Abort. Set by a target device when a Target Abort cycle occurs. Writing 1 clears bit to 0.	Yes	Yes/Clr	0
12	Received Target Abort. Set to 1 by the PCI 6466 when transactions are terminated with Target Abort. Writing 1 clears bit to 0.	Yes	Yes/Clr	0
13	Received Master Abort. Set to 1 by the PCI 6466 when transactions are terminated with Master Abort. Writing 1 clears bit to 0.	Yes	Yes/Clr	0
14	Signaled System Error. Set when P_SERR# is asserted. Writing 1 clears bit to 0.	Yes	Yes/Clr	0
15	Parity Error Detected. Set when a Parity error is detected, regardless of the Parity Error Response Enable bit state (PCICR[6]=x; PCI:04h). Writing 1 clears bit to 0.	Yes	Yes/Clr	0

Register 6-4. (PCIREV; PCI:08h) PCI Revision ID

Bit	Description	Read	Write	Value after Reset
7:0	Revision ID. PCI 6466 revision.	Yes	Yes	CBh

Register 6-5. (PCICCR; PCI:09h - 0Bh) PCI Class Code

Bit	Description	Read	Write	Value after Reset
7:0	Register Level Programming Interface. None defined.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	0h
15:8	Subclass Code. PCI-to-PCI bridge (Transparent mode) or other bridge device (Non-Transparent mode).	Yes	Only if HSSRRC[7]=1; Serial EEPROM	Transparent mode=04h, Non- Transparent mode=80h
23:16	Base Class Code. Bridge device.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	06h

Register 6-6. (PCICLSR; PCI:0Ch) PCI Cache Line Size

Bit	Description	Read	Write	Value after Reset
7:0	System Cache Line Size. Specified in units of 32-bit words (Dwords). Only cache line sizes of a power of two are valid. Maximum value is 20h. For values greater than 20h, PCI 6466 operates as if PCICLSR is programmed with value of 08h. Used when terminating Memory Write and Invalidate transactions. Memory Read prefetching is controlled by the Prefetch Count registers.	Yes	Yes	0h

Register 6-7. (PCILTR; PCI:0Dh) Primary PCI Bus Latency Timer

Bit	Description	Read	Write	Value after Reset
7:0	Primary PCI Bus Latency Timer. Specifies amount of time (in units of PCI Bus clocks) the PCI 6466, as a bus master, can burst data on the primary PCI Bus.	Yes	Yes	0h

Register 6-8. (PCIHTR; PCI:0Eh) PCI Header Type

Bit	Description	Read	Write	Value after Reset
6:0	Configuration Layout Type. Specifies register layout at offsets 10h to 3Fh in Configuration space. Header Type 0 is defined for PCI devices other than PCI-to-PCI bridges (Header Type 1) and Cardbus bridges (Header Type 2). Note: Default value is 0h in Non-Transparent mode.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	1h
7	Multi-Function Device. Value of 1 indicates multiple (up to eight) functions (logical devices), each containing its own, individually addressable Configuration space, 64 Dwords in size.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	0

Register 6-9. (PCIBISTR; PCI:0Fh) PCI Built-In Self-Test

Bit	Description	Read	Write	Value after Reset
7:0	Built-In Self-Test (BIST). Not Supported.	Yes	No	0h

Register 6-10. (PCIPBNO; PCI:18h) PCI Primary Bus Number

Bit	Description	Read	Write	Value after Reset
7:0	Primary Bus Number. Programmed with the PCI Bus number to which the primary bridge interface is connected.	Yes	Yes	0h

Register 6-11. (PCISBNO; PCI:19h) PCI Secondary Bus Number

Bit	Description	Read	Write	Value after Reset
7:0	Secondary Bus Number. Programmed with the PCI Bus number to which the secondary bridge interface is connected.	Yes	Yes	0h

Register 6-12. (PCISUBNO; PCI:1Ah) PCI Subordinate Bus Number

Bit	Description	Read	Write	Value after Reset
7:0	Subordinate Bus Number. Programmed with the PCI Bus Number with the highest number subordinate to the bridge.	Yes	Yes	0h

Register 6-13. (PCISLTR; PCI:1Bh) Secondary PCI Bus Latency Timer

Bit	Description	Read	Write	Value after Reset
7:0	Secondary PCI Bus Latency Timer. Specifies the amount of time (in units of PCI Bus clocks) the PCI 6466, as a bus master, can burst data on the secondary PCI Bus.	Yes	Yes	0h

Register 6-14. (PCIIOBAR; PCI:1Ch) I/O Base

Bit	Description	Read	Write	Value after Reset
7:0	I/O Base. Specifies the I/O Base Address Range bits [15:12] for forwarding the cycle through the bridge (Base Address bits [11:0] are assumed to be 0h). Used in conjunction with the I/O Limit, I/O Base Upper 16 Bits, and I/O Limit Upper 16 Bits registers (PCIIOLMT; PCI:1Dh, PCIIOBARU16; PCI:30h, and PCIIOLMTU16; PCI:32h, respectively) to specify a range of 32-bit addresses supported for PCI Bus I/O transactions. The lower four bits [3:0] are Read-Only and hardcoded to 0001b to indicate 32-bit I/O addressing support.	Yes	Yes [7:4]	1h

Register 6-15. (PCIIOLMT; PCI:1Dh) I/O Limit

Bit	Description	Read	Write	Value after Reset
7:0	I/O Limit. Specifies the Upper I/O Limit Address Range bits [15:12] for forwarding the cycle through the bridge (Limit Address bits [11:0] are assumed to be FFFh). Used in conjunction with the I/O Base, I/O Base Upper 16 Bits, and I/O Limit Upper 16 Bits registers (PCIIOBAR; PCI:1Ch, PCIIOBARU16; PCI:30h, and PCIIOLMTU16; PCI:32h, respectively) to specify a range of 32-bit addresses supported for PCI Bus I/O transactions. The lower four bits [3:0] are Read-Only and hardcoded to 0001b to indicate 32-bit I/O addressing support.	Yes	Yes [7:4]	1h

Register 6-16. (PCISSR; PCI:1Eh) Secondary PCI Status

Bit	Description	Read	Write	Value after Reset
4:0	Reserved.	Yes	No	0h
5	66 MHz-Capable. If set to 1, the PCI 6466 supports a 66 MHz PCI clock environment.	Yes	No	1
6	UDF. No User-definable features.	Yes	No	0
7	Fast Back-to-Back Capable. Fast Back-to-Back write capable on secondary port. Not Supported.	Yes	No	0
8	Data Parity Error Detected. Set when the following conditions are met: S_PERR# is asserted, and Command register Parity Error Response Enable bit is set (PCICR[6]=1; PCI:04h) Writing 1 clears bit to 0.	Yes	Yes/Clr	0
10:9	DEVSEL# Timing . Reads as 01b to indicate PCI 6466 responds no slower than with medium timing.	Yes	No	01b
11	Signaled Target Abort. Set by a target device when a Target Abort cycle occurs. Writing 1 clears bit to 0.	Yes	Yes/Clr	0
12	Received Target Abort. Set to 1 by PCI 6466 when transactions are terminated with Target Abort. Writing 1 clears bit to 0.	Yes	Yes/Clr	0
13	Received Master Abort. Set to 1 by PCI 6466 when transactions are terminated with Master Abort. Writing 1 clears bit to 0.	Yes	Yes/Clr	0
14	Signaled System Error. Set when S_SERR# is asserted. Writing 1 clears bit to 0.	Yes	Yes/Clr	0
15	Parity Error Detected. Set when a Parity error is detected, regardless of the Parity Error Response Enable bit state (PCICR[6]=x]; PCI:04h). Writing 1 clears bit to 0.	Yes	Yes/Clr	0

Register 6-17. (PCIMBAR; PCI:20h) Memory Base

Bit	Description	Read	Write	Value after Reset
15:0	Memory Base. Specifies the Memory-Mapped I/O Base Address Range bits [31:20] for forwarding the cycle through the bridge. The upper 12 bits corresponding to [31:20] are writable. The lower 20 Address bits [19:0] are assumed to be 0h. Used in conjunction with the Memory Limit register (PCIMLMT; PCI:22h) to specify a range of 32-bit addresses supported for PCI Bus Memory-Mapped I/O transactions. The lower four bits [3:0] are Read-Only and hardcoded to 0h.	Yes	Yes [15:4]	0h

Register 6-18. (PCIMLMT; PCI:22h) Memory Limit

Bit	Description	Read	Write	Value after Reset
15:0	Memory Limit. Specifies the Upper Memory-Mapped I/O Limit Address Range bits [31:20] for forwarding the cycle through the bridge. The upper 12 bits corresponding to [31:20] are writable. The lower 20 Address bits [19:0] are assumed to be F_FFFFh. Used in conjunction with the Memory Base register (PCIMBAR; PCI:20h) to specify a range of 32-bit addresses supported for PCI Bus Memory-Mapped I/O transactions. The lower four bits [3:0] are Read-Only and hardcoded to 0h.	Yes	Yes [15:4]	0h

Register 6-19. (PCIPMBAR; PCI:24h) Prefetchable Memory Base

Bit	Description	Read	Write	Value after Reset
15:0	Prefetchable Memory Base. Specifies the Prefetchable Memory-Mapped Base Address Range bits [31:20] for forwarding the cycle through the bridge. The upper 12 bits corresponding to [31:20] are writable. The lower 20 Address bits [19:0] are assumed to be 0h. Used in conjunction with the Prefetchable Memory Limit, Prefetchable Memory Base Upper 32 Bits, and Prefetchable Memory Limit Upper 32 Bits registers (PCIPMLMT; PCI:26h, PCIPMBARU32; PCI:28h, and PCIPMLMTU32; PCI:2Ch, respectively) to specify a range of 64-bit addresses supported for Prefetchable Memory transactions on the PCI Bus. The lower four Read-Only bits are hardcoded to 01h, indicating 64-bit address support.	Yes	Yes [15:4]	1h

Register 6-20. (PCIPMLMT; PCI:26h) Prefetchable Memory Limit

Bit	Description	Read	Write	Value after Reset
15:0	Prefetchable Memory Limit. Specifies the Upper Prefetchable Memory-Mapped Limit Address Range bits [31:20] for forwarding the cycle through the bridge. The lower 20 Address bits [19:0] are assumed to be F_FFFFh. Used in conjunction with the Prefetchable Memory Base, Prefetchable Memory Base Upper 32 Bits, and Prefetchable Memory Limit Upper 32 Bits registers (PCIPMBAR; PCI:24h, PCIPMBARU32; PCI:28h, and PCIPMLMTU32; PCI:2Ch, respectively) to specify a range of 64-bit addresses supported for Prefetchable Memory transactions on the PCI Bus. The lower four Read-Only bits are hardcoded to 01h, indicating 64-bit address support.	Yes	Yes [15:4]	1h

Register 6-21. (PCIPMBARU32; PCI:28h) Prefetchable Memory Base Upper 32 Bits

Bit	Description	Read	Write	Value after Reset
31:0	Prefetchable Memory Base Upper 32 Bits. Specifies the Upper Prefetchable Memory-Mapped Base Address Range bits [63:32] for forwarding the cycle through the bridge. The lower 20 Address bits [19:0] are assumed to be 0h. Used in conjunction with the Prefetchable Memory Base, Prefetchable Memory Limit, and Prefetchable Memory Limit Upper 32 Bits registers (PCIPMBAR; PCI:24h, PCIPMLMT; PCI:26h, and PCIPMLMTU32; PCI:2Ch, respectively) to specify a range of 64-bit addresses supported for Prefetchable Memory transactions on the PCI Bus.	Yes	Yes	0h

Register 6-22. (PCIPMLMTU32; PCI:2Ch) Prefetchable Memory Limit Upper 32 Bits

Bit	Description	Read	Write	Value after Reset
31:0	Prefetchable Memory Limit Upper 32 Bits. Specifies the Upper Prefetchable Memory-Mapped Limit Address Range bits [63:32] for forwarding the cycle through the bridge. The lower 20 Address bits [19:0] are assumed to be F_FFFFh. Used in conjunction with the Prefetchable Memory Base, Prefetchable Memory Limit, and Prefetchable Memory Base Upper 32 Bits registers (PCIPMBAR; PCI:24h, PCIPMLMT; PCI:26h, and PCIPMBARU32; PCI:28h, respectively) to specify a range of 64-bit addresses supported for Prefetchable Memory transactions on the PCI Bus.	Yes	Yes	Oh

Register 6-23. (PCIIOBARU16; PCI:30h) I/O Base Upper 16 Bits

Bit	Description	Read	Write	Value after Reset
15:0	I/O Base Upper 16 Bits. Specifies the Upper I/O Base Address Range bits [31:16] for forwarding the cycle through the bridge. Base Address bits [11:0] are assumed to be 0h. Used in conjunction with the I/O Base, I/O Limit, and I/O Limit Upper 16 Bits registers (PCIIOBAR; PCI:1Ch, PCIIOLMT; PCI:1Dh, and PCIIOLMTU16; PCI:32h, respectively) to specify a range of 32-bit addresses supported for PCI Bus I/O transactions.	Yes	Yes	Oh

Register 6-24. (PCIIOLMTU16; PCI:32h) I/O Limit Upper 16 Bits

Bit	Description	Read	Write	Value after Reset
15:0	I/O Limit Upper 16 Bits. Specifies the Upper I/O Limit Address Range bits [31:16] for forwarding the cycle through the bridge. Limit Address bits [11:0] are assumed to be FFFh. Used in conjunction with the I/O Base, I/O Limit, and I/O Base Upper 16 Bits registers (PCIIOBAR; PCI:1Ch, PCIIOLMT; PCI:1Dh, and PCIIOBARU16; PCI:30h, respectively) to specify a range of 32-bit addresses supported for PCI Bus I/O transactions.	Yes	Yes	0h

Register 6-25. (CAP_PTR; PCI:34h) New Capability Pointer

Bit	Description	Read	Write	Value after Reset
7:0	New Capability Pointer. Provides an offset into PCI Configuration space for the Power Management capability location in the New Capabilities Linked List.	Yes	No	DCh
31:8	Reserved.	Yes	No	0h

Register 6-26. (PCIIPR; PCI:3Dh) PCI Interrupt Pin

Bit	Description	Read	Write	Value after Reset
7:0	Interrupt Pin. Indicates which interrupt pin the PCI 6466 uses. The following value is valid: Oh = No Interrupt pin	Yes	No	0h

Register 6-27. (BCNTRL; PCI:3Eh) Bridge Control

Bit	Description	Read	Write	Value after Reset
0	Parity Error Response Enable. Controls bridge response to Parity errors on secondary interface. Values: 0 = Ignores Address and Data Parity errors on secondary interface 1 = Enables Parity error reporting and detection on secondary interface	Yes	Yes	0
1	S_SERR# Enable. Controls forwarding of S_SERR# to primary interface. Values: 0 = Disables S_SERR# forwarding to primary 1 = Enables S_SERR# forwarding to primary	Yes	Yes	0
2	ISA Enable. Controls bridge response to ISA I/O addresses, which is limited to the first 64 KB. Values: 0 = Forwards I/O addresses in the range defined by the I/O Base and Limit registers (PCIIOBAR; PCI:1Ch and PCIIOLMT; PCI:1Dh, respectively). 1 = Blocks forwarding of ISA I/O addresses in the range defined by the I/O Base and Limit registers in the first 64 KB of I/O space that address the last 768 bytes in each 1-KB block. Secondary I/O transactions are forwarded upstream, if the address falls within the last 768 bytes in each 1-KB block. Command Configuration register Master Enable bit must also be set (PCICR[2]=1; PCI:04h) to enable ISA.	Yes	Yes	0
3	VGA Enable. Controls bridge response to VGA-compatible addresses. Values: 0 = Does not forward VGA-compatible Memory nor I/O addresses from primary to secondary 1 = Forwards VGA-compatible Memory and I/O addresses from primary to secondary, regardless of other settings Note: If set to 1, then I/O addresses in the range of 3B0h to 3BBh and 3C0h to 3DFh are forwarded, regardless of the PCICR[5]; PCI:04h or BCNTRL[2] values.	Yes	Yes	0

Register 6-27. (BCNTRL; PCI:3Eh) Bridge Control (Continued)

Bit	Description	Read	Write	Value after Reset
4	Reserved.	Yes	No	0
5	Master Abort Mode. Controls bridge behavior in response to Master Aborts on secondary interface. Values: 0 = Does not report Master Aborts (return FFFF_FFFFh on reads or discard data on writes). 1 = Reports Master Aborts by signaling Target Abort. If the Master Abort is the result of a primary-to-secondary Posted Write cycle, P_SERR# is asserted (PCICR[8]=1; PCI:04h). Note: During Lock cycles, PCI 6466 ignores this bit, and completes the cycle as a Target Abort.	Yes	Yes	0
6	Secondary Reset. Forces S_RSTOUT# assertion on secondary interface. Values: 0 = Does not force S_RSTOUT# assertion 1 = Forces S_RSTOUT# assertion	Yes	Yes	0
7	Fast Back-to-Back Enable. Controls bridge ability to generate Fast Back-to-Back transactions to various devices on secondary interface. Values: 0 = No Fast Back-to-Back transaction 1 = Reserved; PCI 6466 does not generate Fast Back-to-Back cycles	Yes	Yes	0
8	Primary Master Timeout (Discard Timer). Sets the maximum number of PCI clocks for an initiator on the primary bus to repeat the Delayed transaction request. Values: 0 = Timeout after 2 ¹⁵ PCI clocks 1 = Timeout after 2 ¹⁰ PCI clocks	Yes	Yes	0
9	Secondary Master Timeout (Discard Timer). Sets the maximum number of PCI clocks for an initiator on the secondary bus to repeat the Delayed transaction request. Values: 0 = Timeout after 2 ¹⁵ PCI clocks 1 = Timeout after 2 ¹⁰ PCI clocks	Yes	Yes	0
10	Master Timeout Status. Set to 1 when primary or secondary Master Timeout occurs. Writing 1 clears bit to 0.	Yes	Yes/Clr	0
11	Master Timeout P_SERR# Enable. Enable P_SERR# assertion during Master Timeout. Values: 0 = P_SERR# not asserted on Master Timeout 1 = P_SERR# asserted on primary or secondary Master Timeout	Yes	Yes	0
15:12	Reserved.	Yes	No	0h

6.1.2 Device-Specific—Transparent Mode

6.1.2.1 Chip, Diagnostic, and Arbiter Control

Register 6-28. (CCNTRL; PCI:40h) Chip Control

Bit	Description	Read	Write	Value after Reset
0	Reserved.	Yes	No	0
1	Memory Write Disconnect Control. Controls when PCI 6466, as a target, Disconnects Memory transactions. Values: 0 = Disconnects on queue full or on a 4-KB boundary 1 = Disconnects on a Cache Line boundary, when the queue fills, or on a 4-KB boundary	Yes	Yes	0
2	Private Memory Enable (Transparent Mode). The Memory space can be programmed using the Private Memory Base and Limit registers (PVTMBAR; PCI:6Ch and PVTLMT; PCI:6Eh, respectively). If the Limit is smaller than the Base, the Private Memory space is disabled regardless of bit setting. When enabled, the primary port <i>cannot</i> access primary and secondary Private Memory space through the bridge and the secondary port does <i>not</i> respond to Memory cycles addressing the Private Memory space. Resets to the value presented on the PRV_DEV input pin. After reset, bit can be reprogrammed. Values: 0 = Disables Private Memory block 1 = Enables Private Memory block	Yes	Yes	PRV_DEV
3	Private Device Enable. PCI 6466 can re-route secondary IDSELs using S_AD[23:16] for private devices. A Type 1 Configuration access on the primary bus (which would normally result in the assertion of an IDSEL connected to S_AD[23:16]) is routed to S_AD24. If there is no device on S_AD24, the re-routed Type 1 Configuration cycles result in a Master Abort. Re-routing allows S_AD[23:16] to be used for secondary private devices. This mechanism has no effect in Non-Transparent mode. Resets to the value presented in the PRV_DEV input pin. After reset, bit can be reprogrammed. Values: 0 = Does not re-route IDSEL assertions 1 = Enables the re-routing of the secondary IDSEL S_AD[23:16] to S_AD24	Yes	Yes	PRV_DEV
4	Secondary Bus Prefetch Disable. Controls PCI 6466 ability to prefetch during upstream Memory Read transactions. Values: 0 = Prefetches and does not forward Byte Enables during Memory Read transactions. 1 = Requests only 1 Dword from the target during Memory Read transactions and forwards Byte Enables. PCI 6466 returns a Target Disconnect to the requesting master on the first Data transfer. Memory Read Line and Memory Read Multiple transactions remain prefetchable.	Yes	Yes	0
7:5	Reserved.	Yes	No	000b
i	I .			L

Register 6-29. (DCNTRL; PCI:41h) Diagnostic Control

Bit	Description	Read	Write	Value after Reset
0	Chip Reset. Chip and secondary bus reset. Setting bit activates full chip reset, asserts S_RSTOUT#, and forces the Bridge Control register Secondary Reset bit to be set (BCNTRL[6]=1; PCI:3Eh). After resetting the PCI 6466 registers, bit is cleared; however, BCNTRL[6] remains set to 1. Writing 0 has no effect.	Yes	Yes	0
2:1	Reserved and must be set to 00b.	Yes	Yes	00b
3	Secondary Reset Output Mask. Not Supported.	Yes	No	0
7:4	Reserved.	Yes	No	0h

Register 6-30. (ACNTRL; PCI:42h) Arbiter Control

Bit	Description	Read	Write	Value after Reset
7:0	Arbiter Control. Each bit controls whether a secondary bus master is assigned to the high- or low-priority group. Bits correspond to request inputs S_REQ[7:0]#, respectively. Value of 1h assigns the bus master to the high-priority group.	Yes	Yes	0h
8	Reserved.	Yes	Yes	0
9	PCI 6466 Priority. Defines whether PCI 6466 secondary port is in the high- or low-priority group. 0 = Low-priority group 1 = High-priority group	Yes	Yes	1
11:10	Reserved.	Yes	No	00b
12	Primary Port Ordering Rule. Reserved and must be set to 0.	Yes	Yes	0
13	Secondary Port Ordering Rule. Reserved and must be set to 0.	Yes	Yes	0
14	Upstream 64-Bit Cycle Control. Reserved and must be set to 0.	Yes	Yes	0
15	Downstream 64-Bit Cycle Control. Reserved and must be set to 0.	Yes	Yes	0

6.1.2.2 Primary Flow-Through Control

Register 6-31. (PFTCR; PCI:44h) Primary Flow-Through Control

Bit	Description	Read	Write	Value after Reset
2:0	Primary Posted Write Completion Wait Count. Maximum number of clocks the PCI 6466 waits for Posted Write data from the initiator, if delivering Write data in Flow-Through mode, with the Internal Post Write queues almost empty. If the count is exceeded, without additional data from the initiator, the cycle to the target is terminated and later completed. Value: 000b = De-asserts S_IRDY# and waits seven clocks for data on the primary bus before terminating cycle All other values are Reserved. Note: To specify other clock values, use software or the	Yes	Yes; Serial EEPROM	000b
	serial EEPROM to set these bits to any value between two and seven clocks.			
3	Reserved.	Yes	No	0
6:4	Primary Delayed Read Completion Wait Count. Maximum number of clocks the PCI 6466 waits for Delayed Read data from the target if returning Read data in Flow-Through mode, and the Internal Delayed Read queue is almost full. If the count is exceeded without additional space in the queue, the cycle to the target is terminated, and completed when the initiator Retries the remainder of the cycle. Value: 000b = De-asserts S_IRDY# and waits seven clocks for further data to be transferred to the primary bus before terminating cycle All other values are Reserved. Note: To specify other clock values, use software or the serial EEPROM to set these bits to any value between two	Yes	Yes; Serial EEPROM	000b
7	and seven clocks. Reserved.	Yes	No	0

6.1.2.3 Timeout Control

Register 6-32. (TOCNTRL; PCI:45h) Timeout Control

Bit	Description	Read	Write	Value after Reset
2:0	Maximum Retry Counter Control. Controls the maximum number of times the PCI 6466 Retries a cycle before signaling a timeout. Timeout applies to Read/Write Retries and can be enabled to trigger SERR# on the primary or secondary port, depending on the SERR# events enabled. Maximum number of Retries to timeout: $000b = 2^{24}$ $001b = 2^{18}$ $010b = 2^{12}$ $011b = 2^{6}$ $111b = 2^{0}$	Yes	Yes; Serial EEPROM	000Ь
3	Reserved.	Yes	No	0
5:4	Primary Master Timeout Divider. Provides additional options for the primary Master Timeout. In addition to its original setting in the Bridge Control register (BCNTRL[8]; PCI:3Eh), the Timeout Counter can optionally be divided by up to 256: 00b = Counter—Primary Master Timeout / 1 01b = Timeout Counter—Primary Master Timeout / 8 10b = Timeout Counter—Primary Master Timeout / 16 11b = Timeout Counter—Primary Master Timeout / 256 BCNTRL[8] can set the primary Master Timeout to 32K (default) or 1K Clock cycles.	Yes	Yes; Serial EEPROM	00b
7:6	Secondary Master Timeout Divider. Provides additional options for the secondary Master Timeout. In addition to its original setting in the Bridge Control register (BCNTRL[9]; PCI:3Eh), the Timeout Counter can optionally be divided by up to 256: 00b = Counter—Secondary Master Timeout / 1 01b = Timeout Counter—Secondary Master Timeout / 8 10b = Timeout Counter—Secondary Master Timeout / 16 11b = Timeout Counter—Secondary Master Timeout / 256 BCNTRL[9] can set the secondary Master Timeout to 32K (default) or 1K Clock cycles.	Yes	Yes; Serial EEPROM	00b

6.1.2.4 Miscellaneous Options

Register 6-33. (MSCOPT; PCI:46h) Miscellaneous Options

Bit	Description	Read	Write	Value after Reset
0	Write Completion Wait for PERR#. If set to 1, PCI 6466 waits for target PERR# status before completing a Delayed Write transaction to the initiator.	Yes	Yes; Serial EEPROM	0
1	Read Completion Wait for PAR. If set to 1, PCI 6466 waits for target PAR status before completing a Delayed Read transaction to the initiator.	Yes	Yes; Serial EEPROM	0
2	DRT Out-of-Order Enable. If set to 1, PCI 6466 may return Delayed Read transactions in a different order than requested. Otherwise, Delayed Read transactions are returned in the same order as requested.	Yes	Yes; Serial EEPROM	0
3	Generate Parity Enable. Values: 0 = Passes along the cycle PAR/PAR64, as stored in the internal buffers 1 = PCI 6466, as a master, generates PAR/PAR64 to cycles traveling across the bridge	Yes	Yes; Serial EEPROM	0

Register 6-33. (MSCOPT; PCI:46h) Miscellaneous Options (Continued)

Bit	Description	Read	Write	Value after Reset
6:4	Address Step Control. During Type 0 Configuration cycles, PCI 6466 drives the address for the number of clocks specified by these bits, before asserting FRAME#. Values: 000b = Concurrently asserts FRAME# and drives the address on the bus 001b = Asserts FRAME# one clock after driving the address on the bus (default) 111b = Asserts FRAME# seven clocks after driving the address on the bus	Yes	Yes; Serial EEPROM	001b
8:7	Reserved.	Yes	No	00b
9	Prefetch Early Termination. Values: 0 = Terminates prefetching at the Initial Prefetch Count if Flow Through is not achieved, and another Prefetching Read cycle is accepted by the PCI 6466 1 = Completes prefetching as programmed by the Prefetch Count registers, regardless of other outstanding prefetchable reads in the Transaction queue	Yes	Yes; Serial EEPROM	0
10	Read Minimum Enable. If set to 1, PCI 6466 only initiates Read cycles if there is sufficient space available in the FIFO as required by the Prefetch Count registers.	Yes	Yes; Serial EEPROM	0
15, 11	Force 64-Bit Control. If set and the target supports 64-bit transfers, 32-bit Prefetchable reads or 32-bit Posted Memory Write cycles on one side are converted to 64-bit cycles on completion at the target bus. If set to 00b, cycles are not converted. Values: 00b = Disable (default) 01b = Convert to 64-bit command on both ports 10b = Convert to 64-bit command on primary port	Yes	Yes; Serial EEPROM	0
12	Memory Write and Invalidate Control. Values: 0 = Retries Memory Write and Invalidate commands if there is insufficient space for one cache line of data in the internal queues. 1 = Passes Memory Write and Invalidate commands if there are one or more cache lines of FIFO space available. If there is insufficient space, completes as a Memory Write cycle.	Yes	Yes; Serial EEPROM	0
13	Primary Lock Enable. If set to 1, PCI 6466 follows the LOCK protocol on primary interface; otherwise, LOCK is ignored.	Yes	Yes; Serial EEPROM	0
14	Secondary Lock Enable. If set to 1, PCI 6466 follows the LOCK protocol on secondary interface; otherwise, LOCK is ignored.	Yes	Yes; Serial EEPROM	0

6.1.2.5 Prefetch Control

Registers 48h to 4Eh are the Flow-Through Prefetch Control registers, which are used to fine-tune the PCI 6466 Memory Read prefetch behavior. (Refer to Section 17, "PCI Flow-Through Optimization," for further details regarding these registers.) These registers apply only if there are one or more PCI ports.

Register 6-34. (PITLPCNT; PCI:48h) Primary Initial Prefetch Count

Bit	Description	Read	Write	Value after Reset
2:0	Reserved.	Yes	No	000b
5:3	Primary initial Prefetch Count. Controls the Initial Prefetch Count on the primary bus during reads to Prefetchable Memory space. Prefetch as follows: 001b = 08h Dwords 010b = 10h Dwords 101b = 20h Dwords Other values are <i>Reserved</i> .	Yes	Yes; Serial EEPROM	001b
7:6	Reserved.	Yes	No	00b

Register 6-35. (SITLPCNT; PCI:49h) Secondary Initial Prefetch Count

Bit	Description	Read	Write	Value after Reset
2:0	Reserved.	Yes	No	000b
5:3	Secondary Initial Prefetch Count. Controls the initial Prefetch Count on the secondary bus during reads initiated from the primary port. Prefetch as follows: 001b = 08h Dwords 010b = 10h Dwords 101b = 20h Dwords Other values are <i>Reserved</i> .	Yes	Yes; Serial EEPROM	001b
6	Primary Write Flush Enable. Values: 0 = Downstream writes (any type) do not affect smart prefetch entries 1 = Flushes all active smart prefetch entries on downstream writes	Yes	Yes; Serial EEPROM	0
7	Secondary Write Flush Enable. Values: 0 = Upstream Memory writes do not affect smart prefetch entries 1 = Flushes the entry if the upstream write address hits 4-KB page of the smart prefetch entries	Yes	Yes; Serial EEPROM	0

Register 6-36. (PINCPCNT; PCI:4Ah) Primary Incremental Prefetch Count

Bit	Description	Read	Write	Value after Reset
1:0	Reserved.	Yes	No	00b
5:2	Primary Incremental Prefetch Count. Controls the incremental read prefetch count. When an entry's remaining prefetch Dword count falls below this value, the bridge prefetches additional primary Incremental Prefetch Count Dwords. Value is specified as a multiple of 4 x Dwords. The register value must not exceed half the value programmed in the Primary Maximum Prefetch Count register (PMAXPCNT; PCI:4Ch); otherwise, no incremental prefetch is performed. Prefetch as follows: 0000b = No incremental prefetch 0001b = 04h Dwords 0010b = 08h Dwords 0011b = 0Ch Dwords 1111b = 3Ch Dwords	Yes	Yes; Serial EEPROM	0000Ь
7:6	Reserved.	Yes	No	00b

Register 6-37. (SINCPCNT; PCI:4Bh) Secondary Incremental Prefetch Count

Bit	Description	Read	Write	Value after Reset
1:0	Reserved.	Yes	No	00b
5:2	Secondary Incremental Prefetch Count. Controls the incremental read prefetch count. When an entry's remaining prefetch Dword count falls below this value, the bridge prefetches additional secondary incremental prefetch count Dwords. Value is specified as a multiple of 4 x Dwords. The register value must not exceed half the value programmed in the Secondary Maximum Prefetch Count register (SMAXPCNT; PCI:4Dh); otherwise, no incremental prefetch is performed. Prefetch as follows: 0000b = No incremental prefetch 0001b = 04h Dwords 0010b = 08h Dwords 0011b = 0Ch Dwords 1111b = 3Ch Dwords	Yes	Yes; Serial EEPROM	0000Ь
7:6	Reserved.	Yes	No	00b

Register 6-38. (PMAXPCNT; PCI:4Ch) Primary Maximum Prefetch Count

Bit	Description	Read	Write	Value after Reset
5:0	Primary Maximum Prefetch Count. Applies only to PCI-to-PCI bridging. Limits the cumulative maximum count of prefetchable Dwords allocated to one entry on the primary bus when Flow Through for that entry is not achieved. Value should be an even number. Bit 0 is Read-Only and always 0. Value is specified in Dwords, except if 0 value is programmed, which sets the Primary Maximum Prefetch Count to its maximum value of 256 bytes. A PCI Read cycle causes a PCI request for the Maximum Count data.	Yes	Yes [5:1]; Serial EEPROM	20h
7:6	Reserved.	Yes	No	00b

Register 6-39. (SMAXPCNT; PCI:4Dh) Secondary Maximum Prefetch Count

Bit	Description	Read	Write	Value after Reset
5:0	Secondary Maximum Prefetch Count. Applies only to PCI-to-PCI bridging. Limits the cumulative maximum count of prefetchable Dwords allocated to one entry on the secondary bus when Flow Through for that entry is not achieved. Value should be an even number. Bit 0 is Read-Only and always 0. Value is specified in Dwords, except if 0 value is programmed, which sets the Secondary Maximum Prefetch Count to its maximum value of 256 bytes. A PCI Read cycle causes a PCI request for the Maximum Count data.	Yes	Yes [5:1]; Serial EEPROM	20h
7:6	Reserved.	Yes	No	00b

6.1.2.6 Secondary Flow-Through Control

Register 6-40. (SFTCR; PCI:4Eh) Secondary Flow-Through Control

Bit	Description	Read	Write	Value after Reset
2:0	Secondary Posted Write Completion Wait Count. Maximum number of clocks the PCI 6466 waits for Posted Write data from the initiator if delivering Write data in Flow-Through mode and the Internal Post Write queues are almost empty. If the count is exceeded without additional data from the initiator, the cycle to the target is terminated and later completed. Value: 000b = De-asserts P_IRDY# and waits seven clocks for data on the secondary bus, before terminating cycle All other values are Reserved. Note: To specify other clock values, use software or the serial EEPROM to set these bits to any value between two	Yes	Yes; Serial EEPROM	000b
3	and seven clocks. Reserved.	Yes	No	0
6:4	Secondary Delayed Read Completion Wait Count. Maximum number of clocks the PCI 6466 waits for Delayed Read data from the target, if returning Read data in Flow-Through mode and the Internal Delayed Read queue is almost full. If the count is exceeded without additional space in the queue, the cycle to target is terminated, and completed when initiator Retries the remainder of the cycle. Value: 000b = De-asserts P_IRDY# and waits seven clocks for additional space to be transferred to the secondary bus before terminating cycle All other values are Reserved. Note: To specify other clock values, use software or the serial EEPROM to set these bits to any value between two and seven clocks.	Yes	Yes; Serial EEPROM	000Ь
7	Reserved.	Yes	No	0

6.1.2.7 Buffer and Internal Arbiter Control

Register 6-41. (BUFCR; PCI:4Fh) Buffer Control

Bit	Description	Read	Write	Value after Reset
0	Reserved.	Yes	No	0
1	Smart Prefetch Enable. The amount of data prefetched is defined in the Maximum Prefetch Count registers (PMAXPCNT; PCI:4Ch and SMAXPCNT; PCI:4Dh). Values after a prefetch command: 0 = Remaining prefetched data is discarded upon completion of the current Read Command. 1 = Remaining prefetched data is not discarded, but remains available for the next Read Command with consecutive address. The prefetched data is only discarded upon a timeout. The timeout period can be programmed using the Smart Prefetch Timeout bits (BUFCR[6:5]; PCI:4Fh).	Yes	Yes	0
2	Split FIFO Enable. Buffer Split for individual data entries. Values: 0 = Entire FIFO shared among entries and the FIFO is undedicated 1 = FIFO divided into four equal parts, to be dedicated to each entry for Split Completions	Yes	Yes	0
4:3	Reserved.	Yes	No	00b
6:5	Smart Prefetch Timeout. Smart Prefetch Timeout affects only PCI-to-PCI bridging applications. Prefetches <i>cannot</i> cross the 4-KB Address boundary. When Smart Prefetch is enabled, the prefetched data is only discarded upon a timeout. The timeout periods available are after: 00b = 32 PCI clocks 01b = 64 PCI clocks 10b = 128 PCI clocks 11b = 256 PCI clocks	Yes	Yes	11b
7	Reserved.	Yes	No	0

Register 6-42. (IACNTRL; PCI:50h) Internal Arbiter Control

Bit	Description	Read	Write	Value after Reset
0	Low-Priority Group Fixed Arbitration. If set to 1, the low-priority group uses fixed-priority arbitration; otherwise, rotating-priority arbitration is used.	Yes	Yes	0
1	Low-Priority Group Arbitration Order. Valid only when the low-priority arbitration group is set to a fixed arbitration scheme. Values: 0 = Priority decreases with bus master number. (For example, assuming Master 2 is set as the highest priority master, Master 3 retains higher priority than Master 4.) 1 = Priority increases with bus master number. (For example, assuming Master 2 is set as the highest priority master, Master 4 retains higher priority than Master 3. This order is relative to the master with the highest priority for this group, as specified in IACNTRL[7:4].	Yes	Yes	0
2	High-Priority Group Fixed Arbitration. If set to 1, the high-priority group uses the fixed-priority arbitration; otherwise, rotating-priority arbitration is used.	Yes	Yes	0
3	High-Priority Group Arbitration Order. Valid only when the high-priority arbitration group is set to a fixed arbitration scheme. Values: 0 = Priority decreases with bus master number. (For example, assuming Master 2 is set as the highest priority master, Master 3 retains higher priority than Master 4.) 1 = Priority increases with bus master number. (For example, assuming Master 2 is set as the highest priority master, Master 4 retains higher priority than Master 3.) This order is relative to the master with the highest priority for this group, as specified in IACNTRL[11:8].	Yes	Yes	0
7:4	Highest Priority Master in Low-Priority Group. Controls which master in the low-priority group retain the highest priority. Valid only if the group uses the fixed arbitration scheme. Values: 0000b = Master 0 retains highest priority 0001b = Master 1 retains highest priority 1000b = PCI 6466 retains highest priority 1001b - 1111b = Reserved	Yes	Yes	0000Ь
11:8	Highest Priority Master in High-Priority Group. Controls which master in the high-priority group retains the highest priority. Valid only if the group uses the fixed arbitration scheme. Values: 0000b = Master 0 retains highest priority 0001b = Master 1 retains highest priority 1000b = PCI 6466 retains highest priority 1001b - 1111b = Reserved	Yes	Yes	0000Ь
15:12	Bus Grant Parking Control. Controls bus grant behavior during idle. Value: 0h = Indicates the last master granted is parked All other values are <i>Reserved</i> .	Yes	No	0h

6.1.2.8 Test and Serial EEPROM

Register 6-43. (TEST; PCI:52h) Test

Bit	Description	Read	Write	Value after Reset
0	Serial EEPROM Autoload Control. If set to 1, disables serial EEPROM autoload.	Yes	Yes	0
1	Fast Serial EEPROM Autoload. If set to 1, speeds up serial EEPROM autoload.	Yes	Yes	0
2	Serial EEPROM Autoload Status. Serial EEPROM autoload status is set to 1 during autoload.	Yes	No	Status of Serial EEPROM Autoload
3	S_PLL_TEST. When P_CLKOE input pin is set to 1 and this bit is set to 1, S_CLKO4 (derived from S_CLKIN) is divided by 4.	Yes	Yes	0
4	DEV64#. Reflects DEV64# pin status.	Yes	No	DEV64#
5	S_CFN#. Reflects S_CFN# pin status.	Yes	No	S_CFN#
6	TRANS#. Reflects TRANS# pin status.	Yes	No	TRANS#
7	U_MODE. Reflects U_MODE pin status.	Yes	No	U_MODE

Register 6-44. (EEPCNTRL; PCI:54h) Serial EEPROM Control

Bit	Description	Read	Write	Value after Reset
0	Start. Starts serial EEPROM Read or Write cycle. Bit is cleared when serial EEPROM load completes.	Yes	Yes	0
1	Serial EEPROM Command. Controls commands sent to the serial EEPROM. Values: 0 = Read 1 = Write	Yes	Yes	0
2	Serial EEPROM Error. Set to 1 if serial EEPROM ACK was not received during serial EEPROM cycle.	Yes	No	_
3	Serial EEPROM Autoload Successful. Set to 1 if serial EEPROM autoload successfully occurred after reset, with appropriate Configuration registers loaded with the values programmed in the serial EEPROM. If 0, the serial EEPROM autoload was unsuccessful or disabled.	Yes	No	-
5:4	Reserved. Returns 00b when read.	Yes	No	00b
7:6	Serial EEPROM Clock Rate. Controls the serial EEPROM clock frequency. The serial EEPROM clock is derived from the primary PCI clock. Values: 00b = PCLK / 2048 01b = PCLK / 1024 10b = PCLK / 256 11b = PCLK / 32	Yes	Yes	01b

Register 6-45. (EEPADDR; PCI:55h) Serial EEPROM Address

Bit	Description	Read	Write	Value after Reset
0	Reserved.	Yes	No	_
7:1	Serial EEPROM Address. Word address for the serial EEPROM cycle.	Yes	Yes	_

Register 6-46. (EEPDATA; PCI:56h) Serial EEPROM Data

Bit	Description	Read	Write	Value after Reset
15:0	Serial EEPROM Data. Contains data to be written to the serial EEPROM. During reads, contains data received from the serial EEPROM after a Read cycle completes.	Yes	Yes	_

6.1.2.9 Timer

Register 6-47. (TMRCNTRL; PCI:61h) Timer Control

Bit	Description	Read	Write	Value after Reset
0	Timer Enable. Set to start measurement of the approximate bus frequency on the primary or secondary interface. By default, bit is 0, and must be set to 1 to start the measurement. When set to 0 and then to 1, PCI 6466 starts counting up until it reaches the set count period. During this counting period, PCI 6466 Timer Counter (TMRCNT; PCI:62h) counts the number of Timer Counter clocks.	Yes	Yes	0
2:1	Timer Counter Clock Source Select. Values: 00b = Primary PCI clock (P_CLKIN) 01b = Secondary PCI clock (S_CLKIN) 10b, 11b = Reserved	Yes	Yes	00b
3	Timer Stop. Timer stopped status bit. When the measurement is finished, this bit is set to 0, and then to 1. When starting a new measurement, this bit automatically restores to 0. Values: 0 = Timer running 1 = Timer stopped	Yes	No	0
5:4	Count Period. Values: 00b = 16 Reference clock high states 01b = 32 Reference clock high states 10b = 64 Reference clock high states 11b = 128 Reference clock high states	Yes	Yes	00ь
7:6	Reserved.	Yes	No	00b

Register 6-48. (TMRCNT; PCI:62h) Timer Counter

Bit	Description	Read	Write	Value after Reset
15:0	Timer Counter. Automatically stops upon the count period setting in the Timer Control register (TMRCNTRL[7:4]; PCI:61h). This counter can be enabled by setting the Timer Enable bit (TMRCNTRL[0]; PCI:61h) first to 0, and then to 1.	Yes	No	0h

6.1.2.10 Primary System Error Event

Register 6-49. (PSERRED; PCI:64h) P_SERR# Event Disable

Bit	Description	Read	Write	Value after Reset
0	Reserved.	Yes	No	0
1	Posted Write Parity Error. Controls PCI 6466 ability to assert P_SERR# when a Data Parity error is detected on the target bus during a Posted Write transaction. P_SERR# is asserted if this event occurs when bit is 0 and Command register P_SERR# Enable bit is set (PCICR[8]=1; PCI:04h).	Yes	Yes	0
2	Posted Memory Write Non-Delivery. Controls PCI 6466 ability to assert P_SERR# when it is unable to deliver Posted Write data after 2 ²⁴ attempts [or programmed Maximum Retry count (TOCNTRL[2:0]; PCI:45h)]. P_SERR# is asserted if this event occurs when bit is 0 and Command register P_SERR# Enable bit is set (PCICR[8]=1; PCI:04h).	Yes	Yes	0
3	Target Abort during Posted Write. Controls PCI 6466 ability to assert P_SERR# when it receives a Target Abort while attempting to deliver Posted Write data. P_SERR# is asserted if this event occurs when bit is 0 and Command register P_SERR# Enable bit is set (PCICR[8]=1; PCI:04h).	Yes	Yes	0
4	Master Abort on Posted Write. Controls PCI 6466 ability to assert P_SERR# when it receives a Master Abort while attempting to deliver Posted Write data. P_SERR# is asserted if this event occurs when bit is 0 and Command register P_SERR# Enable bit is set (PCICR[8]=1; PCI:04h).	Yes	Yes	0
5	Delayed Configuration or I/O Write Non-Delivery. Controls PCI 6466 ability to assert P_SERR# when it is unable to deliver Delayed Write data after 2 ²⁴ attempts [or programmed Maximum Retry count (TOCNTRL[2:0]; PCI:45h)]. P_SERR# is asserted if this event occurs when bit is 0 and Command register P_SERR# Enable bit is set (PCICR[8]=1; PCI:04h).	Yes	Yes	0
6	Delayed Read-No Data from Target. Controls PCI 6466 ability to assert P_SERR# when it is unable to transfer Read data from the target after 2 ²⁴ attempts [or programmed Maximum Retry count (TOCNTRL[2:0]; PCI:45h)]. P_SERR# is asserted if this event occurs when bit is 0 and Command register P_SERR# Enable bit is set (PCICR[8]=1; PCI:04h).	Yes	Yes	0
7	Reserved. Returns 0 when read.	Yes	No	0

6.1.2.11 GPIO[3:0]

Register 6-50. (GPIOOD[3:0]; PCI:65h) GPIO[3:0] Output Data

Bit	Description	Read	Write	Value after Reset
3:0	GPIO[3:0] Output Data Write 1 to Clear. Writing 1 to these bits drives the corresponding signal low on the GPIO[3:0] bus, if the signal is programmed as an output. Writing 0 has no effect. Read returns last written value.	Yes	Yes/Clr	0h
7:4	GPIO[3:0] Output Data Write 1 to Set. Writing 1 to these bits drives the corresponding signal high on the GPIO[3:0] bus, if the signal is programmed as an output. Writing 0 has no effect. Read returns last written value.	Yes	Yes/Set High	0h

Register 6-51. (GPIOOE[3:0]; PCI:66h) GPIO[3:0] Output Enable

Bit	Description	Read	Write	Value after Reset
3:0	GPIO[3:0] Output Enable Write 1 to Clear. Writing 1 to these bits configures the corresponding signal on the GPIO[3:0] bus as an input. Writing 0 has no effect. Read returns last written value.	Yes	Yes/Clr	0h
7:4	GPIO[3:0] Output Enable Write 1 to Set. Writing 1 to these bits configures the corresponding signal on the GPIO[3:0] bus as an output. Writing 0 has no effect. Read returns last written value.	Yes	Yes/Set High	0h

Register 6-52. (GPIOID[3:0]; PCI:67h) GPIO[3:0] Input Data

Bit	Description	Read	Write	Value after Reset
3:0	Reserved.	Yes	No	0h
7:4	GPIO[3:0] Input Data. Reads the GPIO[3:0] pin state. The state is updated on the primary PCI Clock cycle, following a change in GPIO[3:0] state.	Yes	No	_

6.1.2.12 Clock Control

Register 6-53. (CLKCNTRL; PCI:68h) Clock Control

Bit	Description	Read	Write	Value after Reset
1:0	Clock 0 Disable. If either bit is 0, S_CLKO0 is enabled. When both bits are 1, S_CLKO0 is disabled. Defaults to 00b if MSK_IN=1.	Yes	Yes	00b
3:2	Clock 1 Disable. If either bit is 0, S_CLKO1 is enabled. When both bits are 1, S_CLKO1 is disabled.	Yes	Yes	00b
5:4	Clock 2 Disable. If either bit is 0, S_CLKO2 is enabled. When both bits are 1, S_CLKO2 is disabled.	Yes	Yes	00b
7:6	Clock 3 Disable. If either bit is 0, S_CLKO3 is enabled. When both bits are 1, S_CLKO3 is disabled.	Yes	Yes	00b
8	Clock 4 Disable. If 0, S_CLKO4 is enabled. When 1, S_CLKO4 is disabled.	Yes	Yes	0
15:9	Reserved.	Yes	No	0h

6.1.2.13 Primary System Error Status

Register 6-54. (PSERRSR; PCI:6Ah) P_SERR# Status

Bit	Description	Read	Write	Value after Reset
0	Address Parity Error. P_SERR# is asserted because an Address Parity error occurred on either side of the bridge.	Yes	Yes/Clr	0
1	Posted Write Data Parity Error. P_SERR# is asserted because a Posted Write Data Parity error occurred on the target bus.	Yes	Yes/Clr	0
2	Posted Write Non-Delivery. P_SERR# is asserted because PCI 6466 was unable to deliver Posted Write data to the target before the Timeout Counter expired.	Yes	Yes/Clr	0
3	Target Abort during Posted Write. P_SERR# is asserted because PCI 6466 received a Target Abort when delivering Posted Write data.	Yes	Yes/Clr	0
4	Master Abort during Posted Write. P_SERR# is asserted because PCI 6466 received a Master Abort when delivering Posted Write data.	Yes	Yes/Clr	0
5	Delayed Write Non-Delivery. P_SERR# is asserted because PCI 6466 was unable to deliver Delayed Write data before the Timeout Counter expired.	Yes	Yes/Clr	0
6	Delayed Read Failed. P_SERR# is asserted because PCI 6466 was unable to read data from the target before the Timeout Counter expired.	Yes	Yes/Clr	0
7	Delayed Transaction Master Timeout. P_SERR# is asserted because a master did not repeat a Read or Write transaction before the initiator bus Master Timeout Counter expired.	Yes	Yes/Clr	0

6.1.2.14 Clock Run

Register 6-55. (CLKRUN; PCI:6Bh) Clock Run

Bit	Description	Read	Write	Value after Reset
0	Secondary Clock Stop Status. Values: 0 = Secondary clock not stopped 1 = Secondary clock stopped	Yes	Yes	0
1	S_CLKRUN# Enable. Controls the S_CLKRUN# pin. Values: 0 = Disables S_CLKRUN# pin 1 = Enables S_CLKRUN# pin	Yes	Yes	0
2	Primary Clock Stop. Values: 0 = Allows primary clock to stop, if secondary clock is stopped 1 = Keeps primary clock running	Yes	Yes	0
3	P_CLKRUN# Enable. Controls the P_CLKRUN# pin. Values: 0 = Disables P_CLKRUN# pin 1 = Enables P_CLKRUN# pin	Yes	Yes	0
4	Clkrun Mode. Values: 0 = Stops the secondary clock only on request from the primary bus 1 = Stops the secondary clock when the secondary bus is idle and there are no requests from the primary bus	Yes	Yes	0
7:5	Reserved.	Yes	No	000b

6.1.2.15 Private Memory

Private Memory can be enabled by way of the Chip Control register (CCNTRL[2]; PCI:40h) or by using the PRV_DEV input pin.

Register 6-56. (PVTMBAR; PCI:6Ch) Private Memory Base

Bit	Description	Read	Write	Value after Reset
15:0	Private Memory Base. Defines the Private Memory Address range Base address. The upper 12 bits corresponding to Address bits [31:20] are writable and reset to 0h. The lower 20 Address bits [19:0] are assumed to be 0h. The lower four bits are Read-Only and set to 0001b.	Yes	Yes [15:4]	1h

Register 6-57. (PVTMLMT; PCI:6Eh) Private Memory Limit

Bit	Description	Read	Write	Value after Reset
15:0	Private Memory Limit. Defines the Private Memory Address range Upper Limit address. The upper 12 bits corresponding to Address bits [31:20] are writable and reset to 0h. The lower 20 Address bits [19:0] are assumed to be F_FFFFh. The lower four bits are Read-Only and set to 0h.	Yes	Yes [15:4]	0h

Register 6-58. (PVTMBARU32; PCI:70h) Private Memory Base Upper 32 Bits

Bit	Description	Read	Write	Value after Reset
31:0	Private Memory Base Upper 32 Bits. Defines the upper 32-bit (bits [63:32]) Memory Base address of the Private Memory Address range. Note: Private Memory Base default value is higher than the Private Memory Limit, and ensures that the Private Memory space is disabled by default.	Yes	Yes	1h

Register 6-59. (PVTMLMTU32; PCI:74h) Private Memory Limit Upper 32 Bits

Bit	Description	Read	Write	Value after Reset
31:0	Private Memory Limit Upper 32 Bits. Defines the upper 32-bit (bits [63:32]) Memory Limit address of the Private Memory Address range.	Yes	Yes	0h

6.1.2.16 Hot Swap and Read-Only Register Control

Register 6-60. (HSSRRC; PCI:9Ch) Hot Swap Switch and Read-Only Register Control

Bit	Description	Read	Write	Value after Reset
0	Hot Swap Extraction Switch. Used to signal board extraction. If set, the board is in the inserted state. Writing 0 to this bit signals pending board extraction.	Yes	Yes	_
1	Primary Port 64-Bit Extension Signals Park. Value: 1 = Drives primary port PCI 64-bit extension signals P_AD[63:32], P_CBE[7:4]#, and P_PAR64 to 0	Yes	Yes	0
2	Secondary Port 64-Bit Extension Signals Park. Value: 1 = Drives secondary port PCI 64-bit extension signals S_AD[63:32], S_CBE[7:4]#, and S_PAR64 to 0	Yes	Yes	0
4:3	Reserved.	Yes	No	00b
5	Downstream Translation BAR Access. Value: 1 = Enables the shadowed Downstream Address Translation BARs to be accessed and written to (refer to Section 6.1.2.19)	Yes	Yes	0
6	Upstream Translation BAR Access. Value: 1 = Enables the shadowed Upstream Address Translation BARs to be accessed and written to (refer to Section 6.1.2.19)	Yes	Yes	0
7	Read-Only Registers Write Enable. Setting this bit to 1 enables writes to specific bits within these normally Read-Only registers (refer to the listed registers for further details): • Vendor and Device IDs (PCIIDR; PCI:00h) • PCI Class Code (PCICCR; PCI:09h – 0Bh) • PCI Header Type (PCIHTR; PCI:0Eh) • Power Management Capabilities (PMC; PCI:DEh) • Power Management Control/Status (PMCSR; PCI:E0h) • Power Management Data (PMCDATA; PCI:E3h) Bit must be cleared after the values are modified in these Read-Only registers.	Yes	Yes	0

6.1.2.17 GPIO[7:4], Power-Up Status, and GPIO[15:14, 12:8]

Register 6-61. (GPIOOD[7:4]; PCI:9Dh) GPIO[7:4] Output Data

Bit	Description	Read	Write	Value after Reset
3:0	GPIO[7:4] Output Data Write 1 to Clear. Writing 1 to these bits drives the corresponding signal low on the GPIO[7:4] bus, if the signal is programmed as an output. Writing 0 has no effect. Read returns last written value.	Yes	Yes/Clr	0h
7:4	GPIO[7:4] Output Data Write 1 to Set. Writing 1 to these bits drives the corresponding signal high on the GPIO[7:4] bus, if the signal is programmed as an output. Writing 0 has no effect. Read returns last written value.	Yes	Yes/Set High	0h

Register 6-62. (GPIOOE[7:4]; PCI:9Eh) GPIO[7:4] Output Enable

Bit	Description	Read	Write	Value after Reset
3:0	GPIO[7:4] Output Enable Write 1 to Clear. Writing 1 to these bits configures the corresponding signal on the GPIO[7:4] bus as an input. Writing 0 has no effect. Read returns last written value.	Yes	Yes/Clr	0h
7:4	GPIO[7:4] Output Enable Write 1 to Set. Writing 1 to these bits configures the corresponding signal on the GPIO[7:4] bus as an output. Writing 0 has no effect. Read returns last written value.	Yes	Yes/Set High	0h

Register 6-63. (GPIOID[7:4]; PCI:9Fh) GPIO[7:4] Input Data

Bit	Description	Read	Write	Value after Reset
3:0	Reserved.	Yes	No	0h
7:4	GPIO[7:4] Input Data. Reads the GPIO[7:4] pin state. The state is updated on the primary PCI Clock cycle following a change in GPIO[7:4] state.	Yes	No	_

Register 6-64. (PWRUPSR; PCI:A0h) Power-Up Status

Bit	Description	Read	Write	Value after Reset
7:0	Power-Up Latched Status Bits. Upon PWRGD (power good), the GPIO[15:14, 12:8] status is latched into PWRUPSR. Select pin status for desired option setting or checking. Recommended use: GPIO15—Primary Power State. Value of 1h indicates primary port power is stable. GPIO14—Secondary Power State. Value of 1h indicates secondary port power is stable.	Yes	No	GPIO[15:14, 12:8]

Register 6-65. (GPIOOD[15:14, 12:8]; PCI:A1h) GPIO[15:14, 12:8] Output Data

Bit	Description	Read	Write	Value after Reset
7:0	GPIO[15:14, 12:8] Output Data. Values written to this register are output on the GPIO[15:14, 12:8] pins, if enabled. Values: Oh = Low 1h = High	Yes	Yes	0h

Register 6-66. (GPIOOE[15:14, 12:8]; PCI:A2h) GPIO[15:14, 12:8] Output Enable

Bit	Description	Read	Write	Value after Reset
7:0	GPIO[15:14, 12:8] Output Enable. Writing 1 to these bits configures the corresponding signal on the GPIO[15:14, 12:8] bus as an output. Writing 0 configures the corresponding signal as an input.	Yes	Yes	0h

Register 6-67. (GPIOID[15:14, 12:8]; PCI:A3h) GPIO[15:14, 12:8] Input Data

Bit	Description	Read	Write	Value after Reset
7:0	GPIO[15:14, 12:8] Input Data. Reads the GPIO[15:14, 12:8] pin state. The state is updated on the primary PCI Clock cycle following a change in GPIO[15:14, 12:8] state.	Yes	No	_

6.1.2.18 Extended, Sticky Scratch, and Smart Prefetch

The extended registers are accessed by way of the Extended Register Index and Data registers (EXTRIDX; PCI:D3h and EXTRDATA; PCI:D4h, respectively).

In the PCI 6466, there are (refer to Table 6-2):

- Eight, 32-bit Sticky Scratch registers available (SCRATCHx; EXT:00h to 07h)
- Six 32-bit Upstream Smart Prefetch BARs (EXT:10h to 15h)
- Six 32-bit Downstream Smart Prefetch BARs (EXT:1Ah to 1Fh)
- Four 32-bit Upstream Smart Prefetch Descriptor registers (EXT:16h to 19h)
- Four 32-bit Downstream Smart Prefetch Descriptor registers (EXT:20h to 23h)

Smart Prefetch is enabled by way of the Buffer Control register (BUFCR[1]=1; PCI:4Fh). The secondary bus Upstream Smart Prefetch Memory space is divided into four regions. Regions 1, 2, and 3 (smart prefetchable) are actively decoded. Region 4 (non-smart prefetchable) is the region exclusive of Regions 1, 2, and 3 that are decoded by the PCI 6466, where the cycles are passed upstream to the host. The three actively decoded Smart Prefetch regions

require a 64-bit BAR type register for address allocation. The Smart Prefetch Region window size is defined in each region's descriptor register. After one of the Smart Prefetchable regions (1, 2, or 3) is enabled, Region 4 is enabled with the default setting, even though bit 31 of the Region 4 Descriptor register is set to 0. (Refer to Figure 6-1.)

The initiated Smart Prefetch cycle does not prefetch data across the 4-KB boundary. All regions monitor the upstream Write cycles. If a Write cycle occurs in one of the smart prefetched 4-KB data pages, the Write cycle causes that entry to be flushed.

The Smart Prefetch Upstream and Downstream BAR registers for Regions 1, 2, and 3 are located in Extended Configuration register space. The Extended registers can be accessed by writing the 8-bit offset to the Extended Register Index register (EXTRIDX; PCI:D3h), then reading or writing the 32-bit data from or to the Extended Register Data register (EXTRDATA; PCI:D4h). Each Smart Prefetch region has one 8-bit descriptor register to define that region's configuration. (Refer to Table 6-2 on page 6-42 and the registers that follow.)

Base Address registers, used for Address translation, are also located in the Extended Register area (EXT:08h, 09h, and 0Ah to 0Fh). (Refer to Section 6.1.2.19.)




Figure 6-1. Sample Memory Map of Smart Prefetch Upstream Memory, Regions 1 through 4—Transparent Mode

Register 6-68. (EXTRIDX; PCI:D3h) Extended Register Index

Bit	Description	Read	Write	Value after Reset
7:0	Extended Index Address. Index address for Extended registers.	Yes	Yes	_

Register 6-69. (EXTRDATA; PCI:D4h) Extended Register Data

Bit	Description	Read	Write	Value after Reset
31:0	Extended Register Data. Configuration Write causes the data presented at this port to be written into the register addressed by the Extended Register Index (EXTRIDX; PCI:D3h). Configuration Read causes the data from the register addressed by the Extended Register Index to be placed into and read from EXTRDATA.	Yes	Yes	1

Table 6-2. Extended Register Map—Offset from Extended Register Index—Transparent Mode

Extended Register Index	31 24 23 16 15 8 7 0	Writable	Serial EEPROM Writable
00h	32-Bit Sticky 0	Yes	No
01h	32-Bit Sticky 1	Yes	No
02h	32-Bit Sticky 2	Yes	No
03h	32-Bit Sticky 3	Yes	No
04h	32-Bit Sticky 4	Yes	No
05h	32-Bit Sticky 5	Yes	No
06h	32-Bit Sticky 6	Yes	No
07h	32-Bit Sticky 7	Yes	No
08h, 09h	Refer to Table 6-4	Yes	Yes
10h	Region 1 Upstream Lower 32-Bit Smart Prefetch BAR	Yes	No
11h	Region 1 Upstream Upper 32-Bit Smart Prefetch BAR	Yes	No
12h	Region 2 Upstream Lower 32-Bit Smart Prefetch BAR	Yes	No
13h	Region 2 Upstream Upper 32-Bit Smart Prefetch BAR	Yes	No
14h	Region 3 Upstream Lower 32-Bit Smart Prefetch BAR	Yes	No
15h	Region 3 Upstream Upper 32-Bit Smart Prefetch BAR	Yes	No
16h	Region 1 Upstream Smart Prefetch BAR Descriptor	Yes	No
17h	Region 2 Upstream Smart Prefetch BAR Descriptor	Yes	No
18h	Region 3 Upstream Smart Prefetch BAR Descriptor	Yes	No
19h	Region 4 Upstream Smart Prefetch BAR Descriptor	Yes	No
20h	Region 1 Downstream Smart Prefetch BAR Descriptor	Yes	No
21h	Region 2 Downstream Smart Prefetch BAR Descriptor	Yes	No
22h	Region 3 Downstream Smart Prefetch BAR Descriptor	Yes	No
23h	Region 4 Downstream Smart Prefetch BAR Descriptor	Yes	No
0Ah – 0Fh	Refer to Table 6-4	Yes	Yes
1Ah	Region 1 Downstream Lower 32-Bit Smart Prefetch BAR	Yes	No
1Bh	Region 1 Downstream Upper 32-Bit Smart Prefetch BAR	Yes	No
1Ch	Region 2 Downstream Lower 32-Bit Smart Prefetch BAR	Yes	No
1Dh	Region 2 Downstream Upper 32-Bit Smart Prefetch BAR	Yes	No
1Eh	Region 3 Downstream Lower 32-Bit Smart Prefetch BAR	Yes	No
1Fh	Region 3 Downstream Upper 32-Bit Smart Prefetch BAR	Yes	No

Notes: When the serial EEPROM is set to initialize for Universal Non-Transparent mode applications, these registers also activate translation in Universal Transparent mode if PRV_DEV=1. (Refer to Section 7, "Serial EEPROM.")

Refer to the individual register descriptions to determine which bits are writable.

Register 6-70. (SCRATCHx; EXT:00h - 07h) 32-Bit Sticky Scratch

Bit	Description	Read	Write	Value after Reset
31:0	Sticky Scratch. Upon Power Good, the values of these registers are undefined. After Power is Good, P_RSTIN# and/ or S_RSTIN# assertion does not affect the current value.	Yes	Yes	_

Register 6-71. (SPUL32BAR1; EXT:10h) Region 1 Upstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
19:0	Reserved. 1 MB Memory Address boundary resolution. Must be 0.	Yes	Yes	0h
31:20	Region 1 Upstream Lower 32-Bit Address for AD[31:0] of Base Address.	Yes	Yes	0h

Register 6-72. (SPUU32BAR1; EXT:11h) Region 1 Upstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
31:0	Region 1 Upstream Upper 32-Bit Address for AD[63:32] of Base Address.	Yes	Yes	0h

Register 6-73. (SPUL32BAR2; EXT:12h) Region 2 Upstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
19:0	Reserved. 1 MB Memory Address boundary resolution. Must be 0.	Yes	Yes	0h
31:20	Region 2 Upstream Lower 32-Bit Address for AD[31:0] of Base Address.	Yes	Yes	0h

Register 6-74. (SPUU32BAR2; EXT:13h) Region 2 Upstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
31:0	Region 2 Upstream Upper 32-Bit Address for AD[63:32] of Base Address.	Yes	Yes	0h

Register 6-75. (SPUL32BAR3; EXT:14h) Region 3 Upstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
19:0	Reserved. 1 MB Memory Address boundary resolution. Must be 0.	Yes	Yes	0h
31:20	Region 3 Upstream Lower 32-Bit Address for AD[31:0] of Base Address.	Yes	Yes	0h

Register 6-76. (SPUU32BAR3; EXT:15h) Region 3 Upstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
31:0	Region 1 Upstream Upper 32-Bit Address for AD[63:32] of Base Address.	Yes	Yes	0h

Register 6-77. (SPUBARDx; EXT:16h – 19h) Regions 1 – 4 Upstream Smart Prefetch BAR Descriptors

Bit	Description	Read	Write	Value after Reset
1:0	Smart Prefetch Discard Timer. Counting begins at end of Initiator access. Values: 00b = 32 clocks 01b = 64 clocks 10b = 128 clocks 11b = 256 clocks	Yes	Yes	00b
4:2	Reserved. Must be set to 0.	Yes	No	000b
5	MEMR Command Flow-Through Enable. Values: 0 = Disables MEMR Flow Through, prefetches only up to initial count (default) 1 = Enables MEMR Flow Through, prefetches up to the initial count, then continues to read until initiator disconnects	Yes	Yes	0
8:6	MEMR Command Prefetch Count Multiplier. Values: 000b = Prefetches until end of boundary of one Cache Line block (default) 001b = Prefetches until end of boundary of two Cache Line blocks 010b = Prefetches until end of boundary of four Cache Line blocks 011b = Prefetches until end of boundary of 8 Cache Line blocks 100b = Prefetches until end of boundary of 16 Cache Line blocks 101b, 110b, and 111b = Reserved	Yes	Yes	000Ь
9	MEMRL Command Flow-Through Enable. Values: 0 = Disables MEMRL Flow Through, prefetches only up to initial count (default) 1 = Enables MEMRL Flow Through, prefetches up to the initial count, then continues to read until initiator disconnects	Yes	Yes	0

Register 6-77. (SPUBARDx; EXT:16h – 19h) Regions 1 – 4 Upstream Smart Prefetch BAR Descriptors (Continued)

Bit	Description	Read	Write	Value after Reset
12:10	MEMRL Command Prefetch Count Multiplier. Values: 000b = Prefetches until end of boundary of one Cache Line block (default) 001b = Prefetches until end of boundary of two Cache Line blocks 010b = Prefetches until end of boundary of four Cache Line blocks 011b = Prefetches until end of boundary of 8 Cache Line blocks 100b = Prefetches until end of boundary of 16 Cache Line blocks 101b, 110b, and 111b = Reserved	Yes	Yes	000Ь
13	MEMRM Command Flow-Through Enable. Values: 0 = Disables MEMRM Flow Through, prefetches only up to initial count 1 = Enables MEMRM Flow Through, prefetches up to the initial count, then continues to read until initiator disconnects (default)	Yes	Yes	1
16:14	MEMRM Command Prefetch Count Multiplier. Values: 000b = Prefetches until end of boundary of one Cache Line block 001b = Prefetches until end of boundary of two Cache Line blocks (default) 010b = Prefetches until end of boundary of four Cache Line blocks 011b = Prefetches until end of boundary of 8 Cache Line blocks 100b = Prefetches until end of boundary of 16 Cache Line blocks 101b, 110b, and 111b = Reserved	Yes	Yes	000Ь
17	Smart Prefetch Enable. Values: 0 = Releases entry after initiator completes its cycle (default, no Smart Prefetch function). 1 = Retains entry if data remains after initiator completes its cycle. Data is released if one of the following conditions is met: • Discard Timer expires (SPUBARDx[1:0]) • Upon upstream write, if the Secondary Initial Prefetch Count Primary Write Flush Enable bit is set (SITLPCNT[6]=1; PCI:49h) • Upon upstream write within 4-KB page of the Smart Prefetch region if the Secondary Initial Prefetch Count Secondary Write Flush Enable bit is set (SITLPCNT[7]=1; PCI:49h)	Yes	Yes	0
19:18	Smart Prefetch Region Cache Line Size. Values: 00b = 8 Dwords (default) 01b = 16 Dwords 10b = 32 Dwords 11b = 64 Dwords	Yes	Yes	00b

Register 6-77. (SPUBARDx; EXT:16h – 19h) Regions 1 – 4 Upstream Smart Prefetch BAR Descriptors (Continued)

Bit	Description	Read	Write	Value after Reset
20	Smart Prefetch Region Cache Line Size Select. Values: 0 = Uses Cache Line Size register value (PCICLSR; PCI:0Ch)	Yes	Yes	0
23:21	Region 1, 2, and 3 Smart Prefetch BAR Window Size. Values: 000b = 1 MB window (default) 001b = 2 MB window 010b = 4 MB window 011b = 8 MB window 100b = 64 MB window 101b = 128 MB window 101b = 256 MB window 111b = 512 MB window	Yes	Yes	000Ь
25:24	Prefetch Disconnect Policy. Values: 00b = Stops prefetching on the earliest of an initiator or target termination (default) 01b = Ignores initiator termination, then prefetches until requested count is fulfilled, unless target prematurely disconnects 10b = Reserved 11b = Ignores initiator termination, then prefetches until requested count is fulfilled	Yes	Yes	00Ь
30:26	Reserved. Must be set to 0.	Yes	No	0h
31	Smart Prefetch BAR Region Enable. Values: 0 = Disables Smart Prefetch BAR Regions 1, 2, and 3 (default) 1 = Enables Smart Prefetch BAR Regions 1, 2, and 3 Note: Region 4 is automatically enabled (although value is 0) when Region 1, 2, and/or 3 is enabled.	Yes	Yes	0

Note: The "x" in SPUBARDx represents the Region numbers, 1 through 4 (that is, SPUBARD1 is the register for Region 1, SPUBARD2 is the register for Region 2, and so forth).

Register 6-78. (SPDBARD*x*; EXT:20h – 23h) Regions 1 – 4 Downstream Smart Prefetch BAR Descriptors

Bit	Description	Read	Write	Value after Reset
1:0	Smart Prefetch Discard Timer. Counting begins at end of Initiator access. Values: 00b = 32 clocks 01b = 64 clocks 10b = 128 clocks 11b = 256 clocks	Yes	Yes	00b
4:2	Reserved. Must be set to 0.	Yes	No	000b
5	MEMR Command Flow-Through Enable. Values: 0 = Disables MEMR Flow Through, prefetches only up to initial count (default) 1 = Enables MEMR Flow Through, prefetches up to the initial count, then continues to read until initiator disconnects	Yes	Yes	0
8:6	MEMR Command Prefetch Count Multiplier. Values: 000b = Prefetches until end of boundary of one Cache Line block (default) 001b = Prefetches until end of boundary of two Cache Line blocks 010b = Prefetches until end of boundary of four Cache Line blocks 011b = Prefetches until end of boundary of 8 Cache Line blocks 100b = Prefetches until end of boundary of 16 Cache Line blocks 101b, 110b, and 111b = Reserved	Yes	Yes	000b
9	MEMRL Command Flow-Through Enable. Values: 0 = Disables MEMRL Flow Through, prefetches only up to initial count (default) 1 = Enables MEMRL Flow Through, prefetches up to the initial count, then continues to read until initiator disconnects	Yes	Yes	0
12:10	MEMRL Command Prefetch Count Multiplier. Values: 000b = Prefetches until end of boundary of one Cache Line block (default) 001b = Prefetches until end of boundary of two Cache Line blocks 010b = Prefetches until end of boundary of four Cache Line blocks 011b = Prefetches until end of boundary of 8 Cache Line blocks 100b = Prefetches until end of boundary of 16 Cache Line blocks 101b, 110b, and 111b = Reserved	Yes	Yes	000Ь
13	MEMRM Command Flow-Through Enable. Values: 0 = Disables MEMRM Flow Through, prefetches only up to initial count 1 = Enables MEMRM Flow Through, prefetches up to the initial count, then continues to read until initiator disconnects (default)	Yes	Yes	1

Register 6-78. (SPDBARD*x*; EXT:20h – 23h) Regions 1 – 4 Downstream Smart Prefetch BAR Descriptors (Continued)

Bit	Description	Read	Write	Value after Reset
16:14	MEMRM Command Prefetch Count Multiplier. Values: 000b = Prefetches until end of boundary of one Cache Line block 001b = Prefetches until end of boundary of two Cache Line blocks (default) 010b = Prefetches until end of boundary of four Cache Line blocks 011b = Prefetches until end of boundary of 8 Cache Line blocks 100b = Prefetches until end of boundary of 16 Cache Line blocks 101b, 110b, and 111b = Reserved	Yes	Yes	000Ь
17	Smart Prefetch Enable. Values: 0 = Releases entry after initiator completes its cycle (default, no Smart Prefetch function). 1 = Retains entry if data remains after initiator completes its cycle. Data is released if one of the following conditions is met: • Discard Timer expires (SPUBARDx[1:0]) • Upon downstream write, if the Secondary Initial Prefetch Count Primary Write Flush Enable bit is set (SITLPCNT[6]=1; PCI:49h) • Upon downstream write within 4-KB page of the Smart Prefetch region if the Secondary Initial Prefetch Count Secondary Write Flush Enable bit is set (SITLPCNT[7]=1; PCI:49h)	Yes	Yes	0
19:18	Smart Prefetch Region Cache Line Size. Values: 00b = 8 Dwords (default) 01b = 16 Dwords 10b = 32 Dwords 11b = 64 Dwords	Yes	Yes	00b
20	Smart Prefetch Region Cache Line Size Select. Values: 0 = Uses Cache Line Size register value (PCICLSR; PCI:0Ch) (default) 1 = Uses Cache Line Size defined in SPUBARDx[19:18]	Yes	Yes	0
23:21	Region 1, 2, and 3 Smart Prefetch BAR Window Size. Values: 000b = 1 MB window (default) 001b = 2 MB window 010b = 4 MB window 011b = 8 MB window 100b = 64 MB window 101b = 128 MB window 101b = 256 MB window 111b = 512 MB window	Yes	Yes	000Ь

Register 6-78. (SPDBARDx; EXT:20h – 23h) Regions 1 – 4 Downstream Smart Prefetch BAR Descriptors (Continued)

Bit	Description	Read	Write	Value after Reset
25:24	Prefetch Disconnect Policy. Values: 00b = Stops prefetching on the earliest of an initiator or target termination (default) 01b = Ignores initiator termination, then prefetches until requested count is fulfilled, unless target prematurely disconnects 10b = Reserved 11b = Ignores initiator termination, then prefetches until requested count is fulfilled	Yes	Yes	00Ь
30:26	Reserved. Must be set to 0.	Yes	No	0h
31	Smart Prefetch BAR Region Enable. Values: 0 = Disables Smart Prefetch BAR Regions 1, 2, and 3 (default) 1 = Enables Smart Prefetch BAR Regions 1, 2, and 3 Note: Region 4 is automatically enabled (although value is 0) when Region 1, 2, and/or 3 is enabled.	Yes	Yes	0

Note: The "x" in SPDBARDx represents the Region numbers, 1 through 4 (that is, SPDBARD1 is the register for Region 1, SPDBARD2 is the register for Region 2, and so forth).

Register 6-79. (SPDL32BAR1; EXT:10h) Region 1 Downstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
19:0	Reserved. 1 MB Memory Address boundary resolution. Must be 0.	Yes	Yes	0h
31:20	Region 1 Downstream Lower 32-Bit Address for AD[31:0] of Base Address.	Yes	Yes	0h

Register 6-80. (SPDU32BAR1; EXT:11h) Region 1 Downstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
31:0	Region 1 Downstream Upper 32-Bit Address for AD[63:32] of Base Address.	Yes	Yes	0h

Register 6-81. (SPDL32BAR2; EXT:12h) Region 2 Downstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
19:0	Reserved. 1 MB Memory Address boundary resolution. Must be 0.	Yes	Yes	0h
31:20	Region 2 Downstream Lower 32-Bit Address for AD[31:0] of Base Address.	Yes	Yes	0h

Register 6-82. (SPDU32BAR2; EXT:13h) Region 2 Downstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
31:0	Region 2 Downstream Upper 32-Bit Address for AD[63:32] of Base Address.	Yes	Yes	0h

Register 6-83. (SPDL32BAR3; EXT:14h) Region 3 Downstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
19:0	Reserved. 1 MB Memory Address boundary resolution. Must be 0.	Yes	Yes	0h
31:20	Region 3 Downstream Lower 32-Bit Address for AD[31:0] of Base Address.	Yes	Yes	0h

Register 6-84. (SPDU32BAR3; EXT:15h) Region 3 Downstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
31:0	Region 1 Downstream Upper 32-Bit Address for AD[63:32] of Base Address.	Yes	Yes	0h

6.1.2.19 Address Translation Control

When using the PCI 6466 in standard Transparent mode, the Address Translation Control registers should remain in the default state. These registers are used only when address translation is required in Transparent mode. (Refer to Section 9.7.2, "Transparent Mode Address Translation," for further details.)

The Address Translation Enable Control bits enable or disable only the Address Translation functions. These bits do not control whether the Memory window is open. Take care to ensure that there is a valid Memory window in the Memory map of the host on that port.

The Base Address registers at extended register index 08h to 0Fh (refer to Table 6-4 on page 6-54) are accessible only by reading/writing through the Extended Register Index and Data registers.

Table 6-3. PCI Configuration Shadowed Registers (Used in Transparent Address Translation)

PCI Configuration Register Address Primary Offset	To ensure software compatibility with other versions of the PCI 6466 family and to ensure compatibility with future enhancements, write 0 to all unused bits. 31 0	PCI Writable	Serial EEPROM Writable
10h	Downstream I/O BAR 0	Only if HSSRRC[5]=1; PCI:9Ch	No
14h	Downstream Memory BAR 1	Only if HSSRRC[5]=1; PCI:9Ch	No
18h	Downstream Memory BAR 2 or Downstream Memory BAR 1 Upper 32 Bits	Only if HSSRRC[5]=1; PCI:9Ch	No
10h	Upstream I/O or Memory BAR 0	Only if HSSRRC[6]=1; PCI:9Ch	No
14h	Upstream Memory BAR 1	Only if HSSRRC[6]=1; PCI:9Ch	No
18h	Upstream Memory BAR 2 or Upstream Memory BAR 1 Upper 32 Bits	Only if HSSRRC[6]=1; PCI:9Ch	No

Notes: The registers listed in Table 6-3 can be written to only when the appropriate Hot Swap Switch and Read-Only register bit is set to 1 (HSSRRC[6 or 5]=1; PCI:9Ch). To allow normal device operation, HSSRRC[6:5] must be reset to 00b after the registers are configured.

Refer to the individual register descriptions to determine which bits are writable.

Register 6-85. (PCIBAR0; Primary PCI:10h) PCI Downstream I/O BAR 0

Bit	Description	Read	Write	Value after Reset
0	Memory Space Indicator. Writing 0 indicates the register maps into Memory space. Writing 1 indicates that the register maps into I/O space. <i>Must be set to 1 for correct operation.</i>	Yes	Only if HSSRRC[5]=1; PCI:9Ch	0
1	Reserved. Must be set to 0.	Yes	Only if HSSRRC[5]=1; PCI:9Ch	0
31:2	Base Address. Base address for downstream accesses.	Yes	Only if HSSRRC[5]=1; PCI:9Ch	0h

Register 6-86. (PCIBAR1; Primary PCI:14h) PCI Downstream Memory BAR 1

Bit	Description	Read	Write	Value after Reset
0	Memory Space Indicator. Writing 0 indicates the register maps into Memory space.	Yes	No	0
2:1	Register Location. Values: 00b = Locate anywhere in 32-bit Memory Address space 01b = PCl r2.1, Locate below 1-MB Memory Address space PCl r3.0, Reserved	Yes	Only if HSSRRC[5]=1; PCI:9Ch	00Ь
3	Prefetchable. Writing 1 indicates that there are no side effects on reads.	Yes	Only if HSSRRC[5]=1; PCI:9Ch	0
31:4	Base Address. Base Address for downstream accesses.	Yes	Only if HSSRRC[5]=1; PCI:9Ch	0h

Register 6-87. (PCIBAR2; Primary PCI:18h) PCI Downstream Memory BAR 2 or Downstream Memory BAR 1 Upper 32 Bits

Bit	Description	Read	Write	Value after Reset
0	Memory Space Indicator. Writing 0 indicates the register maps into Memory space.	Yes	No	0
2:1	Register Location. Values: 00b = Locate anywhere in 32-bit Memory Address space 01b = PCl r2.1, Locate below 1-MB Memory Address space PCl r2.3, Reserved	Yes	Only if HSSRRC[5]=1; PCI:9Ch	00Ь
3	Prefetchable. Writing 1 indicates that there are no side effects on reads.	Yes	Only if HSSRRC[5]=1; PCI:9Ch	0
31:4	Base Address. Base address for downstream accesses.	Yes	Only if HSSRRC[5]=1; PCI:9Ch	0h

Note: When using 64-bit addressing for PCIBAR1, PCIBAR2 becomes the upper 32 bits of the PCIBAR1 address. (Refer to DWNBAR1MSK[14].)

Register 6-88. (PCIUBAR0; Primary PCI:10h) PCI Upstream I/O or Memory BAR 0

Bit	Description	Read	Write	Value after Reset
0	Memory Space Indicator. Writing 0 indicates the register maps into Memory space. Writing 1 indicates that the register maps into I/O space.	Yes	Only if HSSRRC[6]=1; PCI:9Ch)	0
2:1	Register Location (If Memory Space). When mapped into I/O space (PCIUBAR0[0]=1), bit 1 is always 0 and bit 2 is included in the Base address (PCIBAR0[31:4]). Values: 00b = Locate anywhere in 32-bit Memory Address space 01b = PCI r2.1, Locate below 1-MB Memory Address space PCI r3.0, Reserved	Yes	Only if HSSRRC[6]=1; PCI:9Ch)	00b
3	Prefetchable (If Memory Space). Writing 1 indicates that there are no side effects on reads. When mapped into I/O space (PCIUBAR0[0]=1), bit 3 is included in the Base address (PCIUBAR0[31:4]).	Yes	Only if HSSRRC[6]=1; PCI:9Ch)	0
31:4	Base Address. Base address for upstream accesses.	Yes	Only if HSSRRC[6]=1; PCI:9Ch)	0h

Register 6-89. (PCIUBAR1; Primary PCI:14h) PCI Upstream Memory BAR 1

Bit	Description	Read	Write	Value after Reset
0	Memory Space Indicator. Writing 0 indicates the register maps into Memory space.	Yes	No	0
2:1	Register Location. Values: 00b = Locate anywhere in 32-bit Memory Address space 01b = PCl r2.1, Locate below 1-MB Memory Address space PCl r2.3, Reserved	Yes	Only if HSSRRC[6]=1; PCI:9Ch)	00Ь
3	Prefetchable. Writing 1 indicates that there are no side effects on reads.	Yes	Only if HSSRRC[6]=1; PCI:9Ch)	0
31:4	Base Address. Base address for upstream accesses.	Yes	Only if HSSRRC[6]=1; PCI:9Ch)	0h

Register 6-90. (PCIUBAR2; Primary PCI:18h) PCI Upstream Memory BAR 2 or Upstream Memory Bar 1 Upper 32 Bits

Bit	Description	Read	Write	Value after Reset
0	Memory Space Indicator. Writing 0 indicates the register maps into Memory space.	Yes	No	0
2:1	Register Location. Values: 00b = Locate anywhere in 32-bit Memory Address space 01b = PCI r2.1, Locate below 1-MB Memory Address space PCI r3.0, Reserved	Yes	Only if HSSRRC[6]=1; PCI:9Ch)	00Ь
3	Prefetchable. Writing 1 indicates that there are no side effects on reads.	Yes	Only if HSSRRC[6]=1; PCI:9Ch)	0
31:4	Base Address. Base address for upstream accesses.	Yes	Only if HSSRRC[6]=1; PCI:9Ch)	0h

Note: When using 64-bit addressing for PCIUBAR1,

PCIUBAR2 becomes the upper 32 bits of the PCIUBAR1 address.

(Refer to UPSBAR1MSK[14].)

Table 6-4. Extended Register Map (Used in Transparent Address Translation)—Offset from Extended Register Index

Extended Register Index	31 24	23 16	15 8	7 0	Writable	Serial EEPROM Writable
08h		Upstream BAR 0 T	ranslation Address		Yes	Yes
09h		Upstream BAR 1 T	ranslation Address		Yes	Yes
0Ah	Upstream BA	R 2 or Upstream BAR	1 Upper 32 Bits Trans	lation Address	Yes	Yes
0Bh	Upstream Translation Enable	Upstream BAR 2 Translation Mask	Upstream BAR 1 Translation Mask	Upstream BAR 0 Translation Mask	Yes	Yes
0Ch		Downstream BAR 0	Translation Address		Yes	Yes
0Dh		Downstream BAR 1	Translation Address		Yes	Yes
0Eh	Downstream BAR 2 or Downstream BAR 1 Upper 32 Bits Translation Address			Yes	Yes	
0Fh	Downstream Translation Enable	Downstream BAR 2 Translation Mask	Downstream BAR 1 Translation Mask	Downstream BAR 0 Translation Mask	Yes	Yes

Notes: When the serial EEPROM is set to initialize for Universal Non-Transparent mode applications, these registers also activate translation in Universal Transparent mode if PRV_DEV=1. (Refer to Section 9.7.2, "Transparent Mode Address Translation," on page 9-6 and Section 9.7.3, "Non-Transparent Mode Address Translation," on page 9-11 for further details.)

Refer to the individual register descriptions to determine which bits are writable.

Register 6-91. (UPSTNBAR0; EXT:08h) Upstream BAR 0 Translation Address

Bit	Description	Read	Write	Value after Reset
31:0	Upstream BAR 0 Translation Address. Bits [11:0] are Read-Only and always 0. Only Address bits [31:12] are translated. Lower Address bits are passed. Note: Translation address must align with window-size boundary.	Yes	Yes [31:12]; Serial EEPROM	0h

Register 6-92. (UPSTNBAR1; EXT:09h) Upstream BAR 1 Translation Address

Bit	Description	Read	Write	Value after Reset
31:0	Upstream BAR 1 Translation Address. Bits [19:0] are Read-Only and always 0. Only Address bits [31:20] are translated. Lower Address bits are passed. Note: Translation address must align with window-size boundary.	Yes	Yes [31:20]; Serial EEPROM	Oh

Register 6-93. (UPSTNBAR2; EXT:0Ah) Upstream BAR 2 Translation Address or Upstream BAR 1 Upper 32 Bits

Bit	Description	Read	Write	Value after Reset
31:0	Upstream BAR 2 Translation Address or Upstream BAR 1 Upper 32 Bits. Bits [11:0] are Read-Only and always 0. Only Address bits [31:12] are translated. Lower Address bits are passed. If PCIUBAR1 is configured as a 64-bit BAR (UPSBAR1MSK[14]=1; EXT:0Bh), UPSTNBAR2 contains the upper 32 bits of the BAR 1 Translation address. Note: Translation address must align with window-size boundary.	Yes	Yes [31:12]; Serial EEPROM	0h

Register 6-94. (UPSBAR0MSK; EXT:0Bh) Upstream BAR 0 Translation Mask

Bit	Description	Read	Write	Value after Reset
4:0	Address Mask MSB Position. Number of Local Address bits for BAR 0 mask.	Yes	Yes; Serial EEPROM	1Fh
5	Reserved.	Yes	No	0
6	BAR Type. Values: 0 = BAR 0 points to I/O space 1 = BAR 0 points to Memory space	Yes	Yes; Serial EEPROM	0
7	Prefetchable. Values: 0 = Region pointed to by BAR 0 is not prefetchable 1 = Region pointed to by BAR 0 is in a Prefetchable Memory region	Yes	Yes; Serial EEPROM	0

Register 6-95. (UPSBAR1MSK; EXT:0Bh) Upstream BAR 1 Translation Mask

Bit	Description	Read	Write	Value after Reset
13:8	Address Mask MSB Position. Number of Local Address bits for BAR 1 mask.	Yes	Yes; Serial EEPROM	3Fh
14	BAR Type. Values: 0 = BAR 1 is a 32-bit BAR 1 = BAR 1 is a 64-bit BAR	Yes	Yes; Serial EEPROM	0
15	Prefetchable. Values: 0 = Region pointed to by BAR 1 is not prefetchable 1 = Region pointed to by BAR 1 is in a Prefetchable Memory region	Yes	Yes; Serial EEPROM	0

Register 6-96. (UPSBAR2MSK; EXT:0Bh) Upstream BAR 2 Translation Mask

Bit	Description	Read	Write	Value after Reset
20:16	Address Mask MSB Position. Number of Local Address bits for BAR 2 mask.	Yes	Yes; Serial EEPROM	1Fh
22:21	Reserved.	Yes	No	00b
23	Prefetchable. Values: 0 = Region pointed to by BAR 2 is not prefetchable 1 = Region pointed to by BAR 2 is in a Prefetchable Memory region	Yes	Yes; Serial EEPROM	0

Register 6-97. (UPSTNE; EXT:0Bh) Upstream Translation Enable

Bit	Description	Read	Write	Value after Reset
24	Upstream BAR 0 Enable. If 1, address translation using BAR 0 is enabled.	Yes	Yes; Serial EEPROM	0
25	Upstream BAR 1 Enable. If 1, address translation using BAR 1 is enabled.	Yes	Yes; Serial EEPROM	0
26	Upstream BAR 2 Enable. If 1, address translation using BAR 2 is enabled.	Yes	Yes; Serial EEPROM	0
31:27	Reserved.	Yes	No	0h

Register 6-98. (DWNTNBAR0; EXT:0Ch) Downstream BAR 0 Translation Address

Bit	Description	Read	Write	Value after Reset
31:0	Downstream BAR 0 Translation Address. Bits [11:0] are Read-Only and always 0. Only Address bits [31:12] are translated. Lower Address bits are passed. Note: Translation address must align with window-size boundary.	Yes	Yes [31:12]; Serial EEPROM	Oh

Register 6-99. (DWNTNBAR1; EXT:0Dh) Downstream BAR 1 Translation Address

Bit	Description	Read	Write	Value after Reset
31:0	Downstream BAR 1 Translation Addr are Read-Only and always 0. Only Addr are translated. Lower Address bits are p Note: Translation address must align boundary.	ress bits [31:20] passed. Yes	Yes [31:20]; Serial EEPROM	0h

Register 6-100. (DWNTNBAR2; EXT:0Eh) Downstream BAR 2 or Downstream Memory BAR 1 Upper 32 Bits Translation Address

Bit	Description	Read	Write	Value after Reset
31:0	Downstream BAR 2 or Downstream Memory BAR 1 Upper 32 Bits Translation Address. Bits [11:0] are Read-Only and always 0. Only Address bits [31:12] are translated. Lower Address bits are passed. If PCIBAR1 is configured as a 64-bit BAR (DWNBAR1MSK[14]=1; EXT:0Fh), DWNTNBAR2 contains the upper 32 bits of the BAR 1 Translation address. Note: Translation address must align with window-size boundary.	Yes	Yes [31:12]; Serial EEPROM	Oh

Register 6-101. (DWNBAR0MSK; EXT:0Fh) Downstream BAR 0 Translation Mask

Bit	Description	Read	Write	Value after Reset
4:0	Address Mask MSB Position. Number of Local Address bits for BAR 0 mask.	Yes	Yes; Serial EEPROM	1Fh
5	Reserved.	Yes	No	0
6	BAR Type. Must be set to 1. Values: 0 = BAR 0 points to Memory space 1 = BAR 0 points to I/O space	Yes	Yes; Serial EEPROM	0
7	Reserved. Must be set to 0. This bit is normally used to determine whether the region pointed to by the BAR is prefetchable. However, this BAR must map into I/O space, which by definition is not prefetchable. Therefore, this bit must be set to 0. Note: In Non-Transparent mode, this BAR can map into either Memory or I/O space, which is why the bit is writable.	Yes	Yes; Serial EEPROM	0

Register 6-102. (DWNBAR1MSK; EXT:0Fh) Downstream BAR 1 Translation Mask

Bit	Description	Read	Write	Value after Reset
13:8	Address Mask MSB Position. Number of Local Address bits for BAR 1 mask.	Yes	Yes; Serial EEPROM	3Fh
14	BAR Type. Values: 0 = BAR 1 is a 32-bit BAR 1 = BAR 1 is a 64-bit BAR	Yes	Yes; Serial EEPROM	0
15	Prefetchable. Values: 0 = Region pointed to by BAR 1 is not prefetchable 1 = Region pointed to by BAR 1 is in a Prefetchable Memory region	Yes	Yes; Serial EEPROM	0

Register 6-103. (DWNBAR2MSK; EXT:0Fh) Downstream BAR 2 Translation Mask

Bit	Description	Read	Write	Value after Reset
20:16	Address Mask MSB Position. Number of Local Address bits for BAR 2 mask.	Yes	Yes; Serial EEPROM	1Fh
22:21	Reserved.	Yes	No	00b
23	Prefetchable. Values: 0 = Region pointed to by BAR 2 is not prefetchable 1 = Region pointed to by BAR 2 is in a Prefetchable Memory region	Yes	Yes; Serial EEPROM	0

Register 6-104. (DWNTNE; EXT:0Fh) Downstream Translation Enable

Bit	Description	Read	Write	Value after Reset
24	Downstream BAR 0 Enable. If 1, address translation using BAR 0 is enabled.	Yes	Yes; Serial EEPROM	0
25	Downstream BAR 1 Enable. If 1, address translation using BAR 1 is enabled.	Yes	Yes; Serial EEPROM	0
26	Downstream BAR 2 Enable. If 1, address translation using BAR 2 is enabled.	Yes	Yes; Serial EEPROM	0
31:27	Reserved.	Yes	No	0h

6.1.2.20 Power Management Capability

Specific bits in the PMC; PCI:DEh, PMCDATA; PCI:E3h, and PMCSR; PCI:E0h Power Management registers are normally Read-Only. However, their default values can be changed by firmware or software by setting the Read-Only Registers Write Enable bit

(HSSRRC[7]=1; PCI:9Ch). After modifying these registers, the Write Enable bit must be cleared to preserve the Read-Only nature of these registers. It should be noted that the HSSRRC[7] state does *not* affect Write accesses to PMCSR[15, 8].

Register 6-105. (PMCAPID; PCI:DCh) Power Management Capability ID

Bit	Description	Read	Write	Value after Reset
7:0	Power Management Capability ID. PCI-SIG-issued Capability ID for Power Management is 1h.	Yes	No	1h

Register 6-106. (PMNEXT; PCI:DDh) Power Management Next Capability Pointer

Bit	Description	Read	Write	Value after Reset
7:0	Next_Cap Pointer. Provides an offset into PCI Configuration space for the Hot Swap capability location in the New Capabilities Linked List.	Yes	No	E4h

Register 6-107. (PMC; PCI:DEh) Power Management Capabilities

Bit	Description	Read	Write	Value after Reset
2:0	Version. Set to 001b, indicates that this function complies with <i>PCI Power Mgmt. r1.1</i> .	Yes	Only if HSSRRC[7]=1; Serial EEPROM	001b
3	PME Clock. Because PCI 6466 does not require the PCI clock for PME#, set this bit to 0.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	0
4	Auxiliary Power Source. Because PCI 6466 does not support PME# while in a D _{3cold} state, this bit is always set to 0.S	Yes	Only if HSSRRC[7]=1; Serial EEPROM	0
5	Device-Specific Initialization (DSI). Returns 0, indicating PCI 6466 does not require special initialization.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	0
8:6	Reserved.	Yes	No	000b
9	D ₁ Support. Returns 1, indicating that PCI 6466 supports the D ₁ device power state.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	1
10	${f D_2}$ Support. Returns 1, indicating that PCI 6466 supports the ${f D_2}$ device power state.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	1
15:11	PME Support. Indicates the power states in which the function may assert PME#. Value of 0 for any bit indicates that the function is not capable of asserting PME# while in that power state. Values: XXXX1b = PME# can be asserted from D ₀ XXX1Xb = PME# can be asserted from D ₁ XX1XXb = PME# can be asserted from D ₂ X1XXXb = PME# can be asserted from D _{3hot} 1XXXXb = PME# can be asserted from D _{3cold}	Yes	Only if HSSRRC[7]=1; Serial EEPROM	01111b

Register 6-108. (PMCSR; PCI:E0h) Power Management Control/Status

Bit	Description	Read	Write	Value after Reset
1:0	Power State. Used to determine the current power state of a function and to set the function into a new power state. Values: 00b = D ₀ (default) 01b = D ₁ ; valid only if PMC[9]=1; PCI:DEh 10b = D ₂ ; valid only if PMC[10]=1; PCI:DEh 11b = D _{3hot} ; if BPCC_EN=1, S_CLKO[4:0] are stopped	Yes	Yes; Serial EEPROM	00Ь
7:2	Reserved.	Yes	No	0h
8	PME Enable. Enables the PME# output pin. Values: 0 = PME# output disabled 1 = PME# output enabled Note: In Transparent mode, P_PME# and S_PME# should be pulled high and not used. PME# output is always P_PME#. In Non-Transparent mode, the PME# output is either P_PME# or S_PME#, depending on the P_BOOT value.	Yes	Yes; Serial EEPROM	0
12:9	Data Select. Returns 0h, indicating PCI 6466 does not return dynamic data.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	0h
14:13	Data Scale. Returns 00b when read. PCI 6466 does not return dynamic data.	Yes	No	00b
15	PME Status. Set to 0, because PCI 6466 does not support PME# signaling.	Yes	Yes; Serial EEPROM	0

Register 6-109. (PMCSR_BSE; PCI:E2h) PMCSR Bridge Supports Extensions

Bit	Description	Read	Write	Value after Reset
5:0	Reserved.	Yes	No	0h
6	B ₂ / B ₃ Support for D _{3hot} . Reflects BPCC_EN input pin state. Value of 1 indicates that when PCI 6466 is programmed to D _{3hot} state, the secondary bus clock is stopped.	Yes	No	_
7	Bus Power Control Enable. Reflects BPCC_EN input pin state. Value of 1 indicates that the secondary bus Power Management state follows that of PCI 6466, with one exception—D _{3hot} .	Yes	No	_

Register 6-110. (PMCDATA; PCI:E3h) Power Management Data

Bit	Description	Read	Write	Value after Reset
7:0	Power Management Data. Serial EEPROM or Read-Only Register (ROR) Write controlled loadable, but is Read-Only during normal operation.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	0h

6.1.2.21 Hot Swap Capability

Register 6-111. (HS_CNTL; PCI:E4h) Hot Swap Control

Bit	Description	Read	Write	Value after Reset
7:0	Hot Swap Capability ID. PCI-SIG-issued Capability ID for Hot Swap is 06h.	Yes	No	06h

Register 6-112. (HS_NEXT; PCI:E5h) Hot Swap Next Capability Pointer

Bit	Description	Read	Write	Value after Reset
7:0	Next_Cap Pointer. Provides an offset into PCI Configuration space for the VPD capability location in the New Capabilities Linked List.	Yes	No	E8h

Register 6-113. (HS_CSR; PCI:E6h) Hot Swap Control/Status

Bit	Description	Read	Write	Value after Reset
0	Device Hiding Arm (DHA). DHA is set to 1 by hardware when the Hot Swap port PCI RSTIN# becomes inactive and the handle switch remains unlocked. Handle locking clears this bit. Values: 0 = Disarm Device Hiding 1 = Arm Device Hiding	Yes	Yes	0
1	ENUM# Mask Status (EIM). Enables or disables ENUM# assertion. Values: 0 = Enables ENUM# assertion 1 = Masks ENUM# assertion	Yes	Yes	0
2	Pending INSert or EXTract (PIE). Set when INS or EXT is 1 or INS is armed (write 1 to EXT bit). Values: 0 = Neither is pending 1 = Either an insertion or an extraction is in progress	Yes	No	_
3	LED Status (LOO). Indicates whether LED is ON or OFF. Values: 0 = LED OFF 1 = LED ON	Yes	Yes	0
5:4	Programming Interface (PI). Hardcoded at 01b—INS, EST, LOO, EIM, PIE, and Device Hiding supported. Upon RSTIN# assertion, the PCI 6466 turns ON the LED. After RSTIN# de-assertion, the LED remains ON until the eject switch (handle) is closed, then the PCI 6466 turns OFF the LED.	Yes	No	01b
6	Extraction State (EXT). Set by hardware when the ejector handle is unlocked and INS=0.	Yes	Yes/Clr	_
7	Insertion State (INS). Set by hardware when the Hot Swap port RSTIN# is de-asserted, serial EEPROM autoload is completed, and ejector handle is locked. Writing 1 to EXT bit also arms INS.	Yes	Yes/Clr	
15:8	Reserved.	Yes	No	0h

6.1.2.22 VPD Capability

Register 6-114. (PVPDID; PCI:E8h) Vital Product Data Capability ID

Bit	Description	Read	Write	Value after Reset
7:0	Vital Product Data Capability ID. PCI-SIG-issued Capability ID for VPD is 03h.	Yes	No	03h

Register 6-115. (PVPD_NEXT; PCI:E9h) Vital Product Data Next Capability Pointer

Bit	Description	Read	Write	Value after Reset
7:0	Next_Cap Pointer. Provides offset into PCI Configuration space for the Next Capability location in the New Capabilities Linked List (F0h). Note: The PCI 6466 contains PCI-X Extended registers (one of which is at offset F0h); however, these registers are not supported in this version of the product.	Yes	No	F0h

Register 6-116. (PVPDAD; PCI:EAh) Vital Product Data Address

Bit	Description	Read	Write	Value after Reset
1:0	Reserved.	Yes	No	00b
7:2	VPD Address. Offset into the serial EEPROM to location where data is written and read. PCI 6466 accesses the serial EEPROM at address PVPDAD[7:2]+40h. The 40h offset ensures that VPD accesses do not overwrite the PCI 6466 serial EEPROM Configuration data stored in serial EEPROM locations 00h to 3Fh.	Yes	Yes	0
14:8	Reserved.	Yes	No	0h
15	VPD Operation. Writing 0 generates a Read cycle from the serial EEPROM at the VPD address specified in PVPDAD[7:2]. This bit remains at logic 0 until the serial EEPROM cycle is complete, at which time the bit is set to 1. Data for reads is available in the VPD Data register (PVPDATA; PCI:ECh). Writing 1 generates a Write cycle to the serial EEPROM at the VPD address specified in PVPDAD[7:2]. Remains at logic 1, until the serial EEPROM cycle is completed, at which time the bit is cleared to 0. Place data for writes into the VPD Data register.	Yes	Yes	0

Register 6-117. (PVPDATA; PCI:ECh) VPD Data

Bit	Description	Read	Write	Value after Reset
31:0	VPD Data (Serial EEPROM Data). The least significant byte of this register corresponds to the byte of VPD at the address specified by the VPD Address register (PVPDAD[7:2]; PCI:EAh). Data is read from or written to PVPDATA, using standard Configuration accesses.	Yes	Yes	0h

6.2 PCI CONFIGURATION REGISTER ADDRESS MAPPING— NON-TRANSPARENT MODE

6.2.1 PCI Configuration Register Address Mapping 00h to 7Fh— Non-Transparent Mode

The PCI 6466 can be configured to operate as a transparent or non-transparent PCI-to-PCI bridge. Modes are selectable through the TRANS# pin. When TRANS# is high, the PCI 6466 is configured to operate in Non-Transparent mode.

In Non-Transparent mode, the PCI 6466 uses Header Type 0 for the PCI Configuration registers. Table 6-3 lists the register mapping and offsets used to access those registers from primary or secondary ports.

Registers listed with a PCI offset or address are accessed by standard PCI Type 0 Configuration accesses. The primary port retains full access to its own registers at offsets 00h to 40h and Read-Only access to the secondary port Configuration registers at offsets 40h to 7Fh. Similarly, the secondary port retains full access to its own registers at offsets 00h to 40h and Read-Only access to the primary port Configuration registers at offsets 40h to 7Fh.

Table 6-5. PCI Configuration Register Address Mapping 00h – 7Ch—Non-Transparent Mode

PCI Configuration Register Address		To ensure software compatibility with other versions of the PCI 6466 family and to ensure compatibility with future enhancements, write 0 to all unused bits.				PCI Writable ³	Serial EEPROM	
Primary Offset	Secondary Offset	31 24	23	16	15 8	7 0	Willable	Writable ³
00h	40h	Device	e ID ^{1, 2}		Vend	or ID ^{1, 2}	Yes	Yes
04h	44h	Primar	/ Status		Primary	Command	Yes	No
08h	48h		Class Coo	de ^{1, 2}		Revision ID ²	Yes	Yes
0Ch	4Ch	Built-In Self-Test (Not Supported)	Header Ty	pe ^{1, 2}	Primary Latency Timer	Primary Cache Line Size	Yes	Yes
10h	50h		Downsti	ream I/O	or Memory BAR 0		Yes	No
14h	54h		Dow	nstream N	Memory BAR 1		Yes	No
18h	58h	Downstream	Memory BAR 2	2 or Dowr	stream Memory BAR 1	Upper 32 Bits	Yes	No
1Ch – 2Bh	5Ch – 6Bh			Rese	erved		No	No
2Ch	6Ch	Subsyst	em ID ^{1, 2}		Subsystem	Vendor ID ^{1, 2}	Yes	Yes
30h	70h			Rese	erved		No	No
34h	74h	Reserved		ed New Capability Pointer ²			No	No
38h	78h	Reserved			No	No		
3Ch	7Ch	Primary Maximum Latency ¹	Primary Mir Grant		Primary Interrupt Pin	Primary Interrupt Line	Yes	No
40h	00h	Devic	e ID ^{1, 2}		Vend	or ID ^{1, 2}	Yes	Yes
44h	04h	Seconda	ry Status		Secondar	y Command	Yes	No
48h	08h		Class Coo	de ^{1, 2}		Revision ID ²	Yes	Yes
4Ch	0Ch	Built-In Self-Test (Not Supported)	Header Ty	pe ^{1, 2}	Secondary Latency Timer	Secondary Cache Line Size	Yes	Yes
50h	10h		Upstre	am I/O o	Memory BAR 0		Yes	No
54h	14h		Ups	stream M	emory BAR 1		Yes	No
58h	18h	Upstream	Memory BAR 2	2 or Upstr	eam Memory BAR 1 Up	oper 32 Bits	Yes	No
5Ch – 6Bh	1Ch – 2Bh			Rese	erved		No	No
6Ch	2Ch	Subsyst	em ID ^{1, 2}		Subsystem	Vendor ID ^{1, 2}	Yes	Yes
70h	30h			Rese	erved		No	No
74h	34h	Reserved New Capability Pointer ²			No	No		
78h	38h			Rese	erved		No	No
7Ch	3Ch	Secondary Maximum Latency ¹	Secondary M Grant		Secondary Interrupt Pin	Secondary Interrupt Line	Yes	No

^{1.} Writable only when the Read-Only Registers Write Enable bit is set (HSSRRC[7]=1; PCI:9Ch). Refer to the individual register descriptions to determine which bits are writable.

^{2.} Shared registers for primary and secondary ports.

^{3.} Refer to the individual register descriptions to determine which bits are writable.

6.2.2 Primary Configuration— Non-Transparent Mode

Primary and secondary ports have independent registers at offsets 00h to 3Fh, *except* for the declared shared registers in Table 6-3.

Non-Transparent Configuration spaces at offsets 80h to FFh (Table 6-5) are accessible by primary and secondary masters. To avoid corruption by other masters, the PCI 6466 implements a Non-Transparent Configuration Ownership Semaphore Mechanism register (NTCOS; PCI:D2h). Use this register for Configuration Writes to the registers listed in Table 6-5.

Note: To prevent unintended corruption of Configuration registers, use the correct byte size when accessing the Configuration registers.

6.2.2.1 Primary Port PCI Type 0 Header

Register 6-118. (PCIIDR; Primary PCI:00h, Secondary PCI:40h) PCI Configuration ID

Bit	Description	Read	Write	Value after Reset
15:0	Vendor ID. Identifies device manufacturer. Defaults to PCI-SIG-issued PLX Vendor ID, 10b5h, if a blank or no serial EEPROM is present.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	10b5h
31:16	Device ID. Identifies particular device. Defaults to PLX PCI 6466 part number (primary bus—6541h, secondary bus—6542h), if a blank or no serial EEPROM is present. Notes: In Transparent mode, defaults to 6540h. The internal silicon indicates 654xh, rather than 6466h.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	P = 6541h S = 6542h

Note: PCIIDR is shared by the primary and secondary ports.

Register 6-119. (PCICR; Primary PCI:04h, Secondary PCI:44h) Primary PCI Command

Bit	Description	Read	Write	Value after Reset
0	I/O Space Enable. Controls bridge response to I/O accesses on primary interface. Values: 0 = Ignores I/O transactions 1 = Enables response to I/O transactions	Yes	Primary: Yes Secondary: No	0
1	Memory Space Enable. Controls bridge response to Memory accesses on primary interface. Values: 0 = Ignores Memory transactions 1 = Enables response to Memory transactions	Yes	Primary: Yes Secondary: No	0
2	Bus Master Enable. Controls bridge ability to operate as a master on primary interface. Values: 0 = Does not initiate transactions on primary interface, and disables response to Memory or I/O transactions on secondary interface 1 = Enables bridge to operate as a master on primary interface	Yes	Primary: Yes Secondary: No	0
3	Special Cycle Enable. Not Supported.	Yes	No	0
4	Memory Write and Invalidate Enable. Not Supported.	Yes	No	0
5	VGA Palette Snoop Enable. Controls bridge response to VGA-compatible Palette accesses. Values: 0 = Ignores VGA Palette accesses on primary interface 1 = Enables response to VGA Palette writes on primary interface (I/O address AD[9:0]=3C6h, 3C8h, and 3C9h) Note: If BCNTRL[3]=1; PCI:42h Shadow register (VGA Enable bit), then VGA Palette accesses are forwarded, regardless of the PCICR[5] value.	Yes	Primary: Yes Secondary: No	0
6	Parity Error Response Enable. Controls bridge response to Parity errors. Values: 0 = Ignores Parity errors 1 = Performs normal parity checking	Yes	Primary: Yes Secondary: No	0
7	Wait Cycle Control. If set to 1, PCI 6466 performs address/data stepping.	Yes	Primary: Yes Secondary: No	1
8	P_SERR# Enable. Controls enable for the Primary System Error (P_SERR#) pin. Values: 0 = Disables P_SERR# driver 1 = Enables P_SERR# driver	Yes	Primary: Yes Secondary: No	0
9	Fast Back-to-Back Enable. Controls bridge ability to generate Fast Back-to-Back transactions to various devices on primary interface. Values: 0 = No Fast Back-to-Back transactions 1 = Reserved; PCI 6466 does not generate Fast Back-to-Back cycles	Yes	Primary: Yes Secondary: No	0
15:10	Reserved.	Yes	No	0h

Register 6-120. (PCISR; Primary PCI:06h, Secondary PCI:46h) Primary PCI Status

Bit	Description	Read	Write	Value after Reset
3:0	Reserved.	Yes	No	0h
4	New Capability Functions Support. Writing 1 supports New Capabilities Functions. The New Capability Function ID is located at the PCI Configuration space offset determined by the New Capabilities linked list pointer value at CAP_PTR; Primary PCI:34h, Secondary PCI:74h.	Yes	No	1
5	66 MHz-Capable. If set to 1, this device supports a 66 MHz PCI clock environment.	Yes	No	1
6	UDF. No User-Definable Features.	Yes	No	0
7	Fast Back-to-Back Capable. Fast Back-to-Back write capable on primary port.	Yes	No	0
8	Data Parity Error Detected. Set when the following conditions are met: P_PERR# is asserted, and Command register Parity Error Response Enable bit is set (PCICR[6]=1; Primary PCI:04h, Secondary PCI:44h) Writing 1 clears bit to 0.	Yes	Primary: Yes/Clr Secondary: No	0
10:9	DEVSEL# Timing. Reads as 01b to indicate PCI 6466 responds no slower than with medium timing.	Yes	No	01b
11	Signaled Target Abort. Set by a target device when a Target Abort cycle occurs. Writing 1 clears bit to 0.	Yes	Primary: Yes/Clr Secondary: No	0
12	Received Target Abort. Set to 1 by PCI 6466 when transactions are terminated with Target Abort. Writing 1 clears bit to 0.	Yes	Primary: Yes/Clr Secondary: No	0
13	Received Master Abort. Set to 1 by PCI 6466 when transactions are terminated with Master Abort. Writing 1 clears bit to 0.	Yes	Primary: Yes/Clr Secondary: No	0
14	Signaled System Error. Set when P_SERR# is asserted. Writing 1 clears bit to 0.	Yes	Primary: Yes/Clr Secondary: No	0
15	Parity Error Detected. Set when a Parity error is detected, regardless of the Parity Error Response Enable bit state (PCICR[6]=x; Primary PCI:04h, Secondary PCI:44h). Writing 1 clears bit to 0.	Yes	Primary: Yes/Clr Secondary: No	0

Register 6-121. (PCIREV; Primary PCI:08h, Secondary PCI:48h) PCI Revision ID

Bit	Description	Read	Write	Value after Reset
7:0	Revision ID. PCI 6466 revision.	Yes	Yes	CBh

Note: PCIREV is shared by the primary and secondary ports.

Register 6-122. (PCICCR; Primary PCI:09h – 0Bh, Secondary PCI:49h – 4Bh) PCI Class Code

Bit	Description	Read	Write	Value after Reset
7:0	Register Level Programming Interface. None defined.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	0h
15:8	Subclass Code. PCI-to-PCI bridge (Transparent mode) or other bridge device (Non-Transparent mode).	Yes	Only if HSSRRC[7]=1; Serial EEPROM	Transparent mode = 04h. Non- Transparent mode = 80h
23:16	Base Class Code. Bridge device.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	06h

Note: PCICCR is shared by the primary and secondary ports.

Register 6-123. (PCICLSR; Primary PCI:0Ch, Secondary PCI:4Ch) Primary PCI Cache Line Size

Bit	Description	Read	Write	Value after Reset
7:0	System Cache Line Size. Specified in units of 32-bit words (Dwords). Only cache line sizes which are a power of two are valid. Maximum value is 20h. For values greater than 20h, PCI 6466 operates as if PCICLSR is programmed with value of 08h. Used when terminating Memory Write and Invalidate transactions. Memory Read prefetching is controlled by the Prefetch Count registers.	Yes	Primary: Yes Secondary: No	0h

Register 6-124. (PCILTR; Primary PCI:0Dh, Secondary PCI:4Dh) Primary PCI Bus Latency Timer

Bit	Description	Read	Write	Value after Reset
7:0	Primary PCI Bus Latency Timer. Specifies the amount of time (in units of PCI Bus clocks) the PCI 6466, as a bus master, can burst data on the primary PCI Bus.	Yes	Primary: Yes Secondary: No	0h

Register 6-125. (PCIHTR; Primary PCI:0Eh, Secondary PCI:4Eh) PCI Header Type

Bit	Description	Read	Write	Value after Reset
6:0	Configuration Layout Type. Specifies the layout of registers 10h to 3Fh in Configuration space. Header Type 0 is defined for PCI devices other than PCI-to-PCI bridges (Header Type 1) and Cardbus bridges (Header Type 2). Note: Default value is 1h in Transparent mode.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	0h
7	Multi-Function Device. Value of 1 indicates multiple (up to eight) functions (logical devices), each containing its own, individually addressable Configuration space, 64 Dwords in size.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	0

Note: PCIHTR is shared by the primary and secondary ports.

Register 6-126. (PCIBISTR; Primary PCI:0Fh, Secondary PCI:4Fh) PCI Built-In Self-Test

Bit	Description	Read	Write	Value after Reset
7:0	Built-In Self Test (BIST). Not Supported.	Yes	No	0h

Register 6-127. (PCIBAR0; Primary PCI:10h, Secondary PCI:50h) PCI Downstream I/O or Memory BAR 0

Bit	Description	Read	Write	Value after Reset
0	Memory Space Indicator. Writing 0 indicates the register maps into Memory space. Writing 1 indicates the register maps into I/O space.	Yes	Primary: By way of DWNBAR0MSK[6]* Secondary: No	0
2:1	Register Location (If Memory Space). When mapped into I/O space (PCIBAR0[0]=1), bits [3:1] are <i>reserved</i> . Therefore, I/O Base addresses must always be mapped to a 16-byte boundary. Values: 00b = Locate anywhere in 32-bit Memory Address space 01b = <i>Reserved</i>	Yes	No	00b
3	Prefetchable (If Memory Space). Writing 1 indicates there are no side effects on reads. When mapped into I/O space (PCIBAR0[0]=1), bits [3:1] are <i>reserved</i> . Therefore, I/O Base addresses must always be mapped to a 16-byte boundary. Reflects XB_MEM pin status.	Yes	Primary: By way of DWNBAR0MSK[7]* Secondary: No	XB_MEM
31:4	Base Address. Base address for downstream accesses.	Yes	Primary: Yes Secondary: No	0h

Note: * On the primary bus, the value can be changed or written through the Extended Register Index and Data registers (EXTRIDX; PCI:D3h and EXTRDATA; PCI:D4h, respectively), as detailed in Section 6.2.4.14.

Register 6-128. (PCIBAR1; Primary PCI:14h, Secondary PCI:54h) PCI Downstream Memory BAR 1

Bit	Description	Read	Write	Value after Reset
0	Memory Space Indicator. Writing 0 indicates the register maps into Memory space.	Yes	No	0
2:1	Register Location. Values: 00b = Locate anywhere in 32-bit Memory Address space 01b = Reserved 10b = Locate anywhere in 64-bit PCI Address space Only PCIBAR1[2] can be written by way of DWNBAR1MSK[14]. PCIBAR1[1] is Read-Only.	Yes	Primary: By way of DWNBAR1MSK[14]* Secondary: No	00b
3	Prefetchable. Writing 1 indicates there are no side effects on reads. Reflects XB_MEM pin status.	Yes	Primary: By way of DWNBAR1MSK[15]* Secondary: No	XB_MEM
31:4	Base Address. Base address for downstream accesses.	Yes	Primary: Yes Secondary: No	0h

Note: * On the primary bus, the value can be changed or written through the Extended Register Index and Data registers (EXTRIDX; PCI:D3h and EXTRDATA; PCI:D4h, respectively), as detailed in Section 6.2.4.14.

Register 6-129. (PCIBAR2; Primary PCI:18h, Secondary PCI:58h) PCI Downstream Memory BAR 2 or Downstream Memory BAR 1 Upper 32 Bits

Bit	Description	Read	Write	Value after Reset
0	Memory Space Indicator. Writing 0 indicates the register maps into Memory space.	Yes	Primary: No: DWNBAR1MSK[14]=0 Yes*: DWNBAR1MSK[14]=1 Secondary: No	0
2:1	Register Location. Values: 00b = Locate anywhere in 32-bit Memory Address space 01b = Reserved	Yes	Primary: No: DWNBAR1MSK[14]=0 Yes*: DWNBAR1MSK[14]=1 Secondary: No	00b
3	Prefetchable. Writing 1 indicates there are no side effects on reads. DWNBAR2MSK[23] can only be used to set the space as prefetchable if DWNBAR1MSK[14]=0. Reflects XB_MEM pin status.	Yes	Primary: By way of DWNBAR2MSK[23]* Secondary: No	XB_MEM
31:4	Base Address. Downstream access Base address.	Yes	Yes	0h

Notes: * On the primary bus, the DWNBARxMSK value can be changed or written through the Extended Register Index and Data registers (EXTRIDX; PCI:D3h and EXTRDATA; PCI:D4h, respectively), as detailed in Section 6.2.4.14.

When using 64-bit addressing (DWNBAR1MSK[14]=1) for PCIBAR1, PCIBAR2 becomes the upper 32 bits of the PCIBAR1 address and is accessed using normal Type 0 Configuration accesses.

Register 6-130. (PCISVID; Primary PCI:2Ch, Secondary PCI:6Ch) PCI Subsystem Vendor ID

Bit	Description	Read	Write	Value after Reset
15:0	Subsystem Vendor ID. Unique add-in board Vendor ID. PCI-SIG-issued PLX Vendor ID (10b5h), if a blank or no serial EEPROM is present.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	10b5h

Note: PCISVID is shared by the primary and secondary ports.

Register 6-131. (PCISID; Primary PCI:2Eh, Secondary PCI:6Eh) PCI Subsystem ID

Bit	Description	Read	Write	Value after Reset
15:0	Subsystem ID. Unique add-in board Device ID. Defaults to PCI 6466 part number (primary bus—6541h, secondary bus—6542h), if a blank or no serial EEPROM is present. Note: The internal silicon indicates 654xh, rather than 6466h.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	P = 6541h S = 6542h

Note: PCISID is shared by the primary and secondary ports.

Register 6-132. (CAP_PTR; Primary PCI:34h, Secondary PCI:74h) New Capability Pointer

Bit	Description	Read	Write	Value after Reset
7:0	New Capability Pointer. Provides an offset into PCI Configuration space for the Power Management capability location in the New Capabilities Linked List.	Yes	No	DCh
31:8	Reserved.	Yes	No	0h

Note: CAP_PTR is shared by the primary and secondary ports.

Register 6-133. (PCIPILR; PCI:3Ch, Secondary PCI:7Ch) Primary PCI Interrupt Line

Bit	Description	Read	Write	Value after Reset
7:0	Interrupt Line Routing Value. Indicates which input of the system interrupt controller(s) is connected to the PCI 6466 interrupt line.	Yes	Yes	0h

Register 6-134. (PCIPIPR; PCI:3Dh, Secondary PCI:7Dh) Primary PCI Interrupt Pin

Bit	Description	Read	Write	Value after Reset
7:0	Interrupt Pin. Indicates which interrupt pin the PCI 6466 uses. Value: 1h = Interrupt pin P_INTA#	Yes	No	1h

Register 6-135. (PCIPMGR; PCI:3Eh, Secondary PCI:7Eh) Primary PCI Minimum Grant

Bit	Description	Read	Write	Value after Reset
7:0	Primary Min_Gnt. Specifies how long a burst period the PCI 6466 needs.	Yes	Only if HSSRRC[7]=1	0h

Register 6-136. (PCIPMLR; PCI:3Fh, Secondary PCI:7Fh) Primary PCI Maximum Latency

Bit	Description	Read	Write	Value after Reset
7:0	Primary Max_Lat. Specifies how often PCI 6466 must gain access to the primary PCI Bus.	Yes	Only if HSSRRC[7]=1	0h

6.2.2.2 Secondary Port PCI Type 0 Header

Register 6-137. (PCIIDR; Primary PCI:40h, Secondary PCI:00h) PCI Configuration ID

Bit	Description	Read	Write	Value after Reset
15:0	Vendor ID. Identifies PCI 6466 manufacturer. Defaults to PCI-SIG-issued PLX Vendor ID (10b5h), if a blank or no serial EEPROM is present.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	10b5h
31:16	Device ID. Identifies the particular device. Defaults to PLX PCI 6466 part number (primary bus—6541h, secondary bus—6542h), if a blank or no serial EEPROM is present. Notes: In Transparent mode, defaults to 6540h. The internal silicon indicates 654xh, rather than 6466h.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	P = 6541h S = 6542h

Note: PCIIDR is shared by the primary and secondary ports.

Register 6-138. (PCISCR; Primary PCI:44h, Secondary PCI:04h) Secondary PCI Command

Bit	Description	Read	Write	Value after Reset
0	I/O Space Enable. Controls bridge response to I/O accesses on secondary interface. Values: 0 = Ignores I/O transactions 1 = Enables response to I/O transactions	Yes	Primary: No Secondary: Yes	0
1	Memory Space Enable. Controls bridge response to Memory accesses on secondary interface. Values: 0 = Ignores Memory transactions 1 = Enables response to Memory transactions	Yes	Primary: No Secondary: Yes	0
2	Bus Master Enable. Controls bridge ability to operate as a master on secondary interface. Values: 0 = Does not initiate transactions on secondary interface and disables response to Memory or I/O transactions on primary interface 1 = Enables bridge to operate as a master on secondary interface	Yes	Primary: No Secondary: Yes	0
3	Special Cycle Enable. Not Supported.	Yes	No	0
4	Memory Write and Invalidate Enable. Not Supported.	Yes	No	0
5	VGA Palette Snoop Enable. Controls bridge response to VGA-compatible Palette accesses. Values: 0 = Ignores VGA Palette accesses on secondary interface 1 = Enables response to VGA Palette writes on secondary interface (I/O address AD[9:0]=3C6h, 3C8h, and 3C9h) Note: If BCNTRL[3]=1 (VGA Enable bit), then VGA Palette accesses are forwarded, regardless of the PCICR[5] value.	Yes	Primary: No Secondary: Yes	0
6	Parity Error Response Enable. Controls bridge response to Parity errors. Values: 0 = Ignores Parity errors 1 = Performs normal parity checking	Yes	Primary: No Secondary: Yes	0
7	Wait Cycle Control. If set to 1, PCI 6466 performs address/data stepping.	Yes	Primary: No Secondary: Yes	1

Register 6-138. (PCISCR; Primary PCI:44h, Secondary PCI:04h) Secondary PCI Command (Continued)

Bit	Description	Read	Write	Value after Reset
8	S_SERR# Enable. Controls enable for secondary System Error (S_SERR#) pin. Values: 0 = Disables S_SERR# driver 1 = Enables S_SERR# driver	Yes	Primary: No Secondary: Yes	0
9	Fast Back-to-Back Enable. Controls bridge ability to generate Fast Back-to-Back transactions to various devices on secondary interface. Values: 0 = No Fast Back-to-Back transactions 1 = Reserved; PCI 6466 does not generate Fast Back-to-Back cycles	Yes	Primary: No Secondary: Yes	0
15:10	Reserved.	Yes	No	0h

Register 6-139. (PCISSR; Primary PCI:46h, Secondary PCI:06h) Secondary PCI Status

Bit	Description	Read	Write	Value after Reset
3:0	Reserved.	Yes	No	0h
4	New Capability Functions Support. Writing 1 supports New Capabilities Functions. The New Capability Function ID is located at the PCI Configuration space offset determined by the New Capabilities linked list pointer value at CAP_PTR; Primary PCI:34h, Secondary PCI:74h.	Yes	No	1
5	66 MHz-Capable. If set to 1, supports a 66 MHz PCI clock environment.	Yes	No	1
6	UDF. No user-definable features.	Yes	No	0
7	Fast Back-to-Back Capable. Fast Back-to-Back write capable on secondary port.	Yes	No	0
8	Data Parity Error Detected. Set when the following conditions are met: S_PERR# is asserted, and Command register Parity Error Response Enable bit is set (PCICR[6]=1; Primary PCI:04h, Secondary PCI:44h) Writing 1 clears bit to 0.	Yes	Primary: No Secondary: Yes/Clr	0
10:9	DEVSEL# Timing. Reads as 01b to indicate PCI 6466 responds no slower than with medium timing.	Yes	No	01b
11	Signaled Target Abort. Set by a target device when a Target Abort cycle occurs. Writing 1 clears bit to 0.	Yes	Primary: No Secondary: Yes/Clr	0

Register 6-139. (PCISSR; Primary PCI:46h, Secondary PCI:06h) Secondary PCI Status (Continued)

Bit	Description	Read	Write	Value after Reset
12	Received Target Abort. Set to 1 by PCI 6466 when transactions are terminated with Target Abort. Writing 1 clears bit to 0.	Yes	Primary: No Secondary: Yes/Clr	0
13	Received Master Abort. Set to 1 by PCI 6466 when transactions are terminated with Master Abort. Writing 1 clears bit to 0.	Yes	Primary: No Secondary: Yes/Clr	0
14	Signaled System Error. Set when S_SERR# is asserted. Writing 1 clears bit to 0.	Yes	Primary: No Secondary: Yes/Clr	0
15	Parity Error Detected. Set when a Parity error is detected, regardless of the Parity Error Response Enable bit state (PCICR[6]=x; Primary PCI:04h, Secondary PCI:44h). Writing 1 clears bit to 0.	Yes	Primary: No Secondary: Yes/Clr	0

Register 6-140. (PCIREV; Primary PCI:48h, Secondary PCI:08h) PCI Revision ID

Bit	Description	Read	Write	Value after Reset
7:0	Revision ID. PCI 6466 revision.	Yes	Yes	CBh

Note: PCIREV is shared by the primary and secondary ports.

Register 6-141. (PCICCR; Primary PCI:49h – 4Bh, Secondary PCI:09h – 0Bh) PCI Class Code

Bit	Description	Read	Write	Value after Reset
7:0	Register Level Programming Interface. None defined.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	0h
15:8	Subclass Code. PCI-to-PCI bridge (Transparent mode) or other bridge device (Non-Transparent mode).	Yes	Only if HSSRRC[7]=1; Serial EEPROM	Transparent mode = 04h. Non- Transparent mode = 80h
23:16	Base Class Code. Bridge device.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	06h

Note: PCICCR is shared by the primary and secondary ports.

Register 6-142. (PCISCLSR; Primary PCI:4Ch, Secondary PCI:0Ch) Secondary PCI Cache Line Size

Bit	Description	Read	Write	Value after Reset
7:0	System Cache Line Size. Specified in units of 32-bit words (Dwords). Only cache line sizes which are a power of two are valid. Maximum value is 20h. For values greater than 20h, PCI 6466 operates as if PCISCLSR is programmed with value of 08h. Used when terminating Memory Write and Invalidate transactions. Memory Read prefetching is controlled by the Prefetch Count registers.	Yes	Primary: No Secondary: Yes	0h

Register 6-143. (PCISLTR; Primary PCI:4Dh, Secondary PCI:0Dh) Secondary PCI Bus Latency Timer

Bit	Description	Read	Write	Value after Reset
7:0	Secondary PCI Bus Latency Timer. Specifies the amount of time (in units of PCI Bus clocks) the PCI 6466, as a bus master, can burst data on the secondary PCI Bus.	Yes	Primary: No Secondary: Yes	0h

Register 6-144. (PCIHTR; Primary PCI:4Eh, Secondary PCI:0Eh) PCI Header Type

Bit	Description	Read	Write	Value after Reset
6:0	Configuration Layout Type. Specifies the layout of registers 10h to 3Fh in Configuration space. Header Type 0 is defined for PCI devices other than PCI-to-PCI bridges (Header Type 1) and Cardbus bridges (Header Type 2). Note: Default value is 1h in Transparent mode.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	0h
7	Multi-Function Device. Value of 1 indicates multiple (up to eight) functions (logical devices), each containing its own, individually addressable Configuration space, 64 Dwords in size.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	0

Note: PCIHTR is shared by the primary and secondary ports.

Register 6-145. (PCIBISTR; Primary PCI:4Fh, Secondary PCI:0Fh) PCI Built-In Self-Test

Bit	Description	Read	Write	Value after Reset
7:0	Built-In Self Test (BIST). Not Supported.	Yes	No	0h

Register 6-146. (PCIUBAR0; Primary PCI:50h, Secondary PCI:10h) PCI Upstream I/O or Memory BAR 0

Bit	Description	Read	Write	Value after Reset
0	Memory Space Indicator. Writing 0 indicates the register maps into Memory space. Writing 1 indicates the register maps into I/O space.	Yes	Primary: No Secondary: By way of UPSBAR0MSK[6]*	0
2:1	Register Location (If Memory Space). When mapped into I/O space (PCIUBAR0[0]=1), bits [3:1] are <i>reserved</i> . Therefore, I/O Base addresses must always be mapped to a 16-byte boundary. Values: 00b = Locate anywhere in 32-bit Memory Address space 01b = <i>Reserved</i>	Yes	No	00Ь
3	Prefetchable (If Memory Space). Writing 1 indicates there are no side effects on reads. When mapped into I/O space (PCIUBAR0[0]=1), bits [3:1] are <i>reserved</i> . Therefore, I/O Base addresses must always be mapped to a 16-byte boundary. Reflects XB_MEM pin status.	Yes	Primary: No Secondary: By way of UPSBAR0MSK[7]*	XB_MEM
31:4	Base Address. Base address for upstream accesses.	Yes	Primary: No Secondary: Yes	0h

Note: * On the secondary bus, the value can be changed or written through the Extended Register Index and Data registers (EXTRIDX; PCI:D3h and EXTRDATA; PCI:D4h, respectively), as detailed in Section 6.2.4.14.

Register 6-147. (PCIUBAR1; Primary PCI:54h, Secondary PCI:14h) PCI Upstream Memory BAR 1

Bit	Description	Read	Write	Value after Reset
0	Memory Space Indicator. Writing 0 indicates the register maps into Memory space.	Yes	No	0
2:1	Register Location. Values: 00b = Locate anywhere in 32-bit Memory Address space 01b = Reserved 10b = Locate anywhere in 64-bit PCI Address space Only PCIUBAR1[2] can be written by way of UPSBAR1MSK[14]. PCIUBAR1[1] is Read-Only.	Yes	Primary: No Secondary: By way of UPSBAR1MSK[14]*	00b
3	Prefetchable. Writing 1 indicates there are no side effects on reads. Reflects XB_MEM pin status.	Yes	Primary: No Secondary: By way of UPSBAR1MSK[15]*	XB_MEM
31:4	Base Address. Base address for upstream accesses.	Yes	Primary: No Secondary: Yes	0h

Note: * On the secondary bus, the value can be changed or written through the Extended Register Index and Data registers (EXTRIDX; PCI:D3h and EXTRDATA; PCI:D4h, respectively), as detailed in Section 6.2.4.14.

Register 6-148. (PCIUBAR2; Primary PCI:58h, Secondary PCI:18h) PCI Upstream Memory BAR 2 or Upstream Memory Bar 1 Upper 32 Bits

Bit	Description	Read	Write	Value after Reset
0	Memory Space Indicator. Writing 0 indicates the register maps into Memory space.	Yes	Primary: No Secondary: No: UPSBAR1MSK[14]=0 Yes*: UPSBAR1MSK[14]=1	0
2:1	Register Location. Values: 00b = Locate anywhere in 32-bit Memory Address space 01b = Reserved	Yes	Primary: No Secondary: No: UPSBAR1MSK[14]=0 Yes*: UPSBAR1MSK[14]=1	00b
3	Prefetchable. Writing 1 indicates there are no side effects on reads. UPSBAR2MSK[23] can only be used to set the space as prefetchable if UPSBAR1MSK[14]=0. Reflects XB_MEM pin status.	Yes	Primary: No Secondary: By way of UPSBAR2MSK[23]*	XB_MEM
31:4	Base Address. Base address for upstream accesses.	Yes	Primary: No Secondary: Yes	0h

Notes: * On the secondary bus, the UPSBARxMSK value can be changed or written through the Extended Register Index and Data registers (EXTRIDX; PCI:D3h and EXTRDATA; PCI:D4h, respectively), as detailed in Section 6.2.4.14.

When using 64-bit addressing (UPSBAR1MSK[14]=1) for PCIUBAR1, PCIUBAR2 becomes the upper 32 bits of the PCIUBAR1 address and is accessed using normal Type 0 Configuration accesses.

Register 6-149. (PCISVID; Primary PCI:6Ch, Secondary PCI:2Ch) PCI Subsystem Vendor ID

Bit	Description	Read	Write	Value after Reset
15:0	Subsystem Vendor ID. Unique add-in board Vendor ID (10b5h), if a blank or no serial EEPROM is present.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	10b5h

Note: PCISVID is shared by the primary and secondary ports.

Register 6-150. (PCISID; Primary PCI:6Eh, Secondary PCI:2Eh) PCI Subsystem ID

Bit	Description	Read	Write	Value after Reset
15:0	Subsystem ID. Unique add-in board Device ID. Defaults to PCI 6466 part number (primary bus—6541h, secondary bus—6542h), if a blank or no serial EEPROM is present. Note: The internal silicon indicates 654xh, rather than 6466h.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	P = 6541h S = 6542h

Note: PCISID is shared by the primary and secondary ports.

Register 6-151. (CAP_PTR; Primary PCI:74h, Secondary PCI:34h) New Capability Pointer

Bit	Description	Read	Write	Value after Reset
7:0	New Capability Pointer. Provides an offset into PCI Configuration space for the Power Management capability location in the New Capabilities Linked List.	Yes	No	DCh
31:8	Reserved.	Yes	No	0h

Note: CAP_PTR is shared by the primary and secondary ports.

Register 6-152. (PCISILR; PCI:7Ch, Secondary PCI:3Ch) Secondary PCI Interrupt Line

Bit	Description	Read	Write	Value after Reset
7:0	Interrupt Line Routing Value. Indicates which input of the system interrupt controller(s) is connected to the PCI 6466 interrupt line.	Yes	Yes	0h

Register 6-153. (PCISIPR; PCI:7Dh, Secondary PCI:3Dh) Secondary PCI Interrupt Pin

Bit	Description	Read	Write	Value after Reset
7:0	Interrupt Pin. Indicates which interrupt pin the PCI 6466 uses. Value: 1h = Interrupt pin S_INTA#	Yes	No	1h

Register 6-154. (PCISMGR; PCI:7Eh, Secondary PCI:3Eh) Secondary PCI Minimum Grant

Bit	Description	Read	Write	Value after Reset
7:0	Secondary Min_Gnt. Specifies how long a burst period the PCI 6466 needs.	Yes	Only if HSSRRC[7]=1	0h

Register 6-155. (PCISMLR; PCI:7Fh, Secondary PCI:3Fh) Secondary PCI Maximum Latency

Bit	Description	Read	Write	Value after Reset
7:0	Secondary Max_Lat. Specifies how often PCI 6466 must gain access to the secondary PCI Bus.	Yes	Only if HSSRRC[7]=1	0h

6.2.3 PCI Shadow Configuration— Non-Transparent Mode

Normally, registers at offsets 40h to 7Fh reflect the image of the opposite port PCI Configuration registers. In addition, Shadow registers at offsets 42h to 7Fh can be accessed by setting the Chip Control register

Transparent Access bit to 1 (CCNTRL[6]=1; PCI:D8h). These are shared Miscellaneous Control registers that are also used in Transparent mode.

These registers are restored to their default values upon P_RSTIN# assertion and are accessible only by the primary port.

Table 6-6. PCI Configuration Shadow Register Map—PCI Offset Used Only when CCNTRL[6]=1, Non-Transparent Mode

	figuration Address	To ensure software compatibility with other versions of the PCI 6466 family and to ensure compatibility with future enhancements, write 0 to all unused bits.		PCI Writable	Serial EEPROM		
Primary Offset	Secondary Offset	31 24	23 16	15 8	7 0	Williams	Writable
40h	40h	Bridge	Control	Rese	erved	Yes	No
44h	44h	Miscellaneo	ous Options	Timeout Control	Primary Flow- Through Control	Yes	Yes
48h	48h	Secondary Incremental Prefetch Count	Primary Incremental Prefetch Count	Secondary Initial Prefetch Count	Primary Initial Prefetch Count	Yes	Yes
4Ch	4Ch	Buffer Control	Secondary Flow- Through Control	Secondary Maximum Prefetch Count	Primary Maximum Prefetch Count	Yes	Yes
50h	50h	Reserved	Test	Internal Art	oiter Control	Yes	No
54h	54h	Serial EEF	Serial EEPROM Data Serial EEPROM Serial EEPROM Address Control		Yes	No	
58h	58h	Reserved		No	No		
5Ch	5Ch		Reserved		No	No	
60h	60h	Timer Counter Timer Control Reserved		Yes	No		
74h – 7Fh	74h – 7Fh		Reserved			No	No

6.2.3.1 Primary Flow-Through Control

Register 6-156. (BCNTRL; PCI:42h) Bridge Control

Bit	Description	Read	Write	Value after Reset
0	Parity Error Response Enable. Controls bridge response to Parity errors on secondary interface. Values: 0 = Ignores Address and Data Parity errors on secondary interface 1 = Enables Parity error reporting and detection on secondary interface	Yes	Yes	0
1	S_SERR# Enable. Controls S_SERR# forwarding to the primary interface. Values: 0 = Disables S_SERR# forwarding to primary interface 1 = Enables S_SERR# forwarding to primary interface	Yes	Yes	0
2	ISA Enable. Controls bridge response to ISA I/O addresses, which is limited to the first 64 KB. Values: 0 = Forwards I/O addresses in the range defined by the I/O Base and Limit registers (PCIIOBAR; PCI:1Ch and PCIIOLMT; PCI:1Dh, respectively). 1 = Blocks forwarding of ISA I/O addresses in the range defined by the I/O Base and Limit registers that are in the first 64 KB of I/O space that address the last 768 bytes in each 1-KB block. Secondary I/O transactions are forwarded upstream if the address falls within the last 768 bytes in each 1-KB block. Command Configuration register Master Enable bit must also be set (PCICR[2]=1; Primary PCI:04h, Secondary PCI:44h) to enable ISA.	Yes	Yes	0
3	VGA Enable. Controls bridge response to VGA-compatible addresses. Values: 0 = Does not forward VGA-compatible Memory and I/O addresses from primary to secondary 1 = Forwards VGA-compatible Memory and I/O addresses from primary to secondary, regardless of other settings Note: If set to 1, then I/O addresses in the range of 3B0h to 3BBh and 3C0h to 3DFh are forwarded, regardless of the PCICR[5]; Primary PCI:04h, Secondary PCI:44h or BCNTRL[2] values.	Yes	Yes	0

Register 6-156. (BCNTRL; PCI:42h) Bridge Control (Continued)

Bit	Description	Read	Write	Value after Reset
4	Reserved.	Yes	No	0
5	Master Abort Mode. Controls bridge behavior in response to Master Aborts on secondary interface. Values: 0 = Does not report Master Aborts (returns FFFF_FFFFh on reads and discards data on writes). 1 = Reports Master Aborts by signaling Target Abort. If the Master Abort is the result of a primary-to-secondary Posted Write cycle, P_SERR# is asserted (PCICR[8]=1; Primary PCI:04h, Secondary PCI:44h). Note: During Lock cycles, PCI 6466 ignores this bit, and	Yes	Yes	0
	completes the cycle as a Target Abort.			
6	Secondary Reset. Forces S_RSTOUT# assertion on secondary interface. Values: 0 = Does not force S_RSTOUT# assertion 1 = Forces S_RSTOUT# assertion	Yes	Yes	0
7	Fast Back-to-Back Enable. Controls bridge ability to generate Fast Back-to-Back transactions to various devices on secondary interface. Values: 0 = No Fast Back-to-Back transaction 1 = Reserved; PCI 6466 does not generate Fast Back-to-Back cycles	Yes	Yes	0
8	Primary Master Timeout (Discard Timer). Sets the maximum number of PCI clocks for an initiator on the primary bus to repeat the Delayed Transaction request. Values: 0 = Timeout after 2 ¹⁵ PCI clocks 1 = Timeout after 2 ¹⁰ PCI clocks	Yes	Yes	0
9	Secondary Master Timeout (Discard Timer). Sets the maximum number of PCI clocks for an initiator on the secondary bus to repeat the Delayed Transaction request. Values: 0 = Timeout after 2 ¹⁵ PCI clocks 1 = Timeout after 2 ¹⁰ PCI clocks	Yes	Yes	0
10	Master Timeout Status. Set to 1 when primary or secondary Master Timeout occurs. Writing 1 clears bit to 0.	Yes	Yes/Clr	0
11	Master Timeout P_SERR# Enable. Enables P_SERR# assertion during Master Timeout. Values: 0 = P_SERR# not asserted on Master Timeout 1 = P_SERR# asserted on primary or secondary Master Timeout	Yes	Yes	0
12	Master Timeout S_SERR# Enable. Enables S_SERR# assertion during Master Timeout. Values: 0 = S_SERR# not asserted on Master Timeout 1 = S_SERR# asserted on either primary or secondary Master Timeout	Yes	Yes	0
13	P_SERR# Enable. Controls P_SERR# forwarding to the secondary interface. Values: 0 = Disables P_SERR# forwarding to secondary port 1 = Enable the P_SERR# forwarding to secondary port	Yes	Yes	0
15:14	Reserved.	Yes	No	00b

Register 6-157. (PFTCR; PCI:44h) Primary Flow-Through Control

Bit	Description	Read	Write	Value after Reset
2:0	Primary Posted Write Completion Wait Count. Maximum number of clocks the PCI 6466 waits for Posted Write data from the initiator if delivering Write data in Flow-Through mode and the Internal Post Write queues are almost empty. If the count is exceeded without additional data from the initiator, the cycle to the target is terminated and completed later. Value: 000b = De-asserts S_IRDY# and waits seven clocks for data on the primary bus before terminating cycle All other values are Reserved. Note: To specify other clock values, use software or the serial EEPROM to set these bits to any value between two	Yes	Yes; Serial EEPROM	000Ь
3	and seven clocks. Reserved.	Yes	No	0
6:4	Primary Delayed Read Completion Wait Count. Maximum number of clocks the PCI 6466 waits for Delayed Read data from the target if returning Read data in Flow-Through mode and the Internal Delayed Read queue is almost full. If the count is exceeded without additional space in the queue, the cycle to the target is terminated, and completed when the initiator Retries the remainder of the cycle. Value: 000b = De-asserts S_IRDY# and waits seven clocks for further data to be transferred to the primary bus before terminating cycle All other values are Reserved. Note: To specify other clock values, use software or the serial EEPROM to set these bits to any value between two and seven clocks.	Yes	Yes; Serial EEPROM	000ь
7	Reserved.	Yes	No	0

6.2.3.2 Timeout Control

Register 6-158. (TOCNTRL; PCI:45h) Timeout Control

Bit	Description	Read	Write	Value after Reset
2:0	Maximum Retry Counter Control. Controls the maximum number of times the PCI 6466 Retries a cycle before signaling a timeout. This timeout applies to Read/Write Retries and can be enabled to trigger SERR# on the primary or secondary port, depending on SERR# events enabled. Maximum number of Retries to timeout: $000b = 2^{24}$ $001b = 2^{18}$ $010b = 2^{12}$ $011b = 2^{6}$ $111b = 2^{0}$	Yes	Yes; Serial EEPROM	000b
7:3	Reserved.	Yes	No	0

6.2.3.3 Miscellaneous Options

Register 6-159. (MSCOPT; PCI:46h) Miscellaneous Options

Bit	Description	Read	Write	Value after Reset
0	Write Completion Wait for PERR#. If set to 1, PCI 6466 waits for target PERR# status before completing a Delayed Write transaction to the initiator.	Yes	Yes; Serial EEPROM	0
1	Read Completion Wait for PAR. If set to 1, PCI 6466 waits for target PAR status before completing a Delayed Read transaction to the initiator.	Yes	Yes; Serial EEPROM	0
2	DRT Out-of-Order Enable. If set to 1, PCI 6466 may return Delayed Read transactions in a different order than requested. Otherwise, Delayed Read transactions are returned in the same order as requested.	Yes	Yes; Serial EEPROM	0
3	Generate Parity Enable. Values: 0 = Passes along the PAR/PAR64 cycle as stored in the internal buffers 1 = PCI 6466, as a master, generates PAR/PAR64 to cycles going across the bridge	Yes	Yes; Serial EEPROM	0
6:4	Address Step Control. During Type 0 Configuration cycles, PCI 6466 drives the address for the number of clocks specified in these bits before asserting FRAME#. Values: 000b = Concurrently asserts FRAME# and drives the address on the bus 001b = Asserts FRAME# one clock after driving the address on the bus (default) 111b = Asserts FRAME# seven clocks after driving the address on the bus	Yes	Yes; Serial EEPROM	001b
7	P_REQ64#. Value reflected by the P_REQ64# signal during reset.	Yes	Yes; Serial EEPROM	0

Register 6-159. (MSCOPT; PCI:46h) Miscellaneous Options (Continued)

Bit	Description	Read	Write	Value after Reset
8	S_REQ64#. Value reflected by the S_REQ64# signal during reset.	Yes	Yes; Serial EEPROM	1
9	Prefetch Early Termination. Values: 0 = Terminates prefetching at the Initial Prefetch Count if Flow Through is not achieved, and another Prefetching Read cycle is accepted by the PCI 6466 1 = Completes prefetching as programmed by the Prefetch Count registers, regardless of other outstanding prefetchable reads in the Transaction queue	Yes	Yes; Serial EEPROM	0
10	Read Minimum Enable. If set to 1, PCI 6466 only initiates Read cycles if there is sufficient available space in the FIFO as required by the Prefetch Count registers.	Yes	Yes; Serial EEPROM	0
15, 11	Force 64-Bit Control. If set and the target supports 64-bit transfers, 32-bit prefetchable reads or 32-bit Posted Memory Write cycles on one side are converted to 64-bit cycles on completion at the target bus. If set to 0, cycles are not converted. Values: 00b = Disable (default) 01b = Convert to 64-bit command on both ports 10b = Convert to 64-bit command on primary port	Yes	Yes; Serial EEPROM	00b
12	Memory Write and Invalidate Control. Values: 0 = Retries Memory Write and Invalidate commands, if there is insufficient space for one cache line of data in the internal queues. 1 = Passes Memory Write and Invalidate commands, if there are one or more cache lines of FIFO space available. If there is insufficient space, completes as a Memory Write cycle.	Yes	Yes; Serial EEPROM	0
13	Primary Lock Enable. If set to 1, PCI 6466 follows the LOCK protocol on primary interface; otherwise, LOCK is ignored.	Yes	Yes; Serial EEPROM	0
14	Secondary Lock Enable. If set to 1, PCI 6466 follows the LOCK protocol on secondary interface; otherwise, LOCK is ignored.	Yes	Yes; Serial EEPROM	0

6.2.3.4 Prefetch Control

Shadow registers 48h to 4Dh are the Prefetch Control registers, used to fine-tune the PCI 6466 Memory Read prefetch behavior. (Refer to Section 17, "PCI Flow-Through Optimization," for detailed descriptions of these registers.)

Register 6-160. (PITLPCNT; PCI:48h) Primary Initial Prefetch Count

Bit	Description	Read	Write	Value after Reset
2:0	Reserved.	Yes	No	000b
5:3	PCI Primary Initial Prefetch Count. Controls the initial Prefetch Count on the primary bus during reads to Prefetchable Memory space. Prefetch as follows: 001b = 08h Dwords 010b = 10h Dwords 101b = 20h Dwords Other values are <i>Reserved</i> .	Yes	Yes; Serial EEPROM	001b
7:6	Reserved.	Yes	No	00b

Register 6-161. (SITLPCNT; PCI:49h) Secondary Initial Prefetch Count

Bit	Description	Read	Write	Value after Reset
2:0	Reserved.	Yes	No	000b
5:3	PCI Secondary Initial Prefetch Count. Controls the initial Prefetch Count on the secondary bus during reads initiated from the primary port. Prefetch as follows: 001b = 08h Dwords 010b = 10h Dwords 101b = 20h Dwords Other values are <i>Reserved</i> .	Yes	Yes; Serial EEPROM	001b
6	Primary Write Flush Enable. Values: 0 = Downstream writes (any type) do not affect smart prefetch entries 1 = Flushes all active smart prefetch entries on downstream writes	Yes	Yes; Serial EEPROM	0
7	Secondary Write Flush Enable. Values: 0 = Upstream Memory writes do not affect smart prefetch entries 1 = Flushes the entry if the upstream write address hits 4-KB page of the smart prefetch entries	Yes	Yes; Serial EEPROM	0

Register 6-162. (PINCPCNT; PCI:4Ah) Primary Incremental Prefetch Count

Bit	Description	Read	Write	Value after Reset
1:0	Reserved.	Yes	No	00b
5:2	Primary Incremental Prefetch Count. Controls the incremental Read Prefetch Count. When an entry's remaining prefetch Dword count falls below this value, the bridge prefetches an additional primary incremental Prefetch Count Dwords. Value is specified as a multiple of 4 x Dwords. The register value must not exceed half the value programmed in the Primary Maximum Prefetch Count register (PMAXPCNT; PCI:4Ch); otherwise, no incremental prefetch is performed. Prefetch as follows: 0000b = No incremental prefetch 0001b = 04h Dwords 0010b = 08h Dwords 0011b = 0Ch Dwords 1111b = 3Ch Dwords	Yes	Yes; Serial EEPROM	0000Ь
7:6	Reserved.	Yes	No	00b

Register 6-163. (SINCPCNT; PCI:4Bh) Secondary Incremental Prefetch Count

Bit	Description	Read	Write	Value after Reset
1:0	Reserved.	Yes	No	00b
5:2	Secondary Incremental Prefetch Count. Controls the incremental read prefetch count. When an entry's remaining prefetch Dword count falls below this value, the bridge prefetches an additional secondary incremental prefetch count Dwords. Value is specified as a multiple of 4 x Dwords. The register value must not exceed half the value programmed in the Secondary Maximum Prefetch Count register (SMAXPCNT; PCI:4Dh); otherwise, no incremental prefetch is performed. Prefetch as follows: 0000b = No incremental prefetch 0001b = 04h Dwords 0010b = 08h Dwords 0011b = 0Ch Dwords 1111b = 3Ch Dwords	Yes	Yes; Serial EEPROM	0000Ь
7:6	Reserved.	Yes	No	00b

Register 6-164. (PMAXPCNT; PCI:4Ch) Primary Maximum Prefetch Count

Bit	Description	Read	Write	Value after Reset
5:0	Primary Maximum Prefetch Count. Limits the cumulative maximum count of prefetchable Dwords that are allocated to one entry on the primary bus when Flow Through for that entry was not achieved. Value should be an even number. Bit 0 is Read-Only and always 0. Value is specified in Dwords, except if 0 value is programmed, which sets the Primary Maximum Prefetch Count to its maximum value of 256 bytes. This feature applies only to PCI-to-PCI bridging. A PCI Read cycle causes a PCI request for the Maximum Count data.	Yes	Yes [5:1]; Serial EEPROM	20h
7:6	Reserved.	Yes	No	00b

Register 6-165. (SMAXPCNT; PCI:4Dh) Secondary Maximum Prefetch Count

Bit	Description	Read	Write	Value after Reset
5:0	Secondary Maximum Prefetch Count. Limits the cumulative maximum count of prefetchable Dwords that are allocated to one entry on the secondary bus when Flow Through for that entry was not achieved. Value should be an even number. Bit 0 is Read-Only and always 0. Value is specified in Dwords, except if 0 value is programmed, which sets the Secondary Maximum Prefetch Count to its maximum value of 256 bytes. This feature applies only to PCI-to-PCI bridging. A PCI Read cycle causes a PCI request for the Maximum Count data.	Yes	Yes [5:1]; Serial EEPROM	20h
7:6	Reserved.	Yes	No	00b

6.2.3.5 Secondary Flow-Through Control

Register 6-166. (SFTCR; PCI:4Eh) Secondary Flow-Through Control

Bit	Description	Read	Write	Value after Reset
2:0	Secondary Posted Write Completion Wait Count. Maximum number of clocks the PCI 6466 waits for Posted Write data from the initiator if delivering Write data in Flow- Through mode and the Internal Post Write queues are almost empty. If the count is exceeded without additional data from the initiator, the cycle to the target is terminated and completed later. Value: 000b = De-asserts P_IRDY# and waits seven clocks for data on the secondary bus, before terminating cycle All other values are Reserved. Note: To specify other clock values, use software or the serial EEPROM to set these bits to any value between two and seven clocks.	Yes	Yes; Serial EEPROM	000b
3	Reserved.	Yes	No	0
6:4	Secondary Delayed Read Completion Wait Count. Maximum number of clocks the PCI 6466 waits for Delayed Read data from the target if returning Read data in Flow-Through mode and the Internal Delayed Read queue is almost full. If the count is exceeded without additional space in the queue, the cycle to target is terminated, and completed when initiator Retries the remainder of the cycle. Value: 000b = De-asserts P_IRDY# and waits seven clocks for additional space to be transferred to the secondary bus before terminating cycle All other values are Reserved. Note: To specify other clock values, use software or the serial EEPROM to set these bits to any value between two and seven clocks.	Yes	Yes; Serial EEPROM	000b
7	Reserved.	Yes	No	0

6.2.3.6 Buffer and Internal Arbiter Control

Register 6-167. (BUFCR; PCI:4Fh) Buffer Control

Bit	Description	Read	Write	Value after Reset
0	Reserved.	Yes	No	0
1	Smart Prefetch Enable. The amount of data prefetched is defined in the Maximum Prefetch Count registers (PMAXPCNT; PCI:4Ch and SMAXPCNT; PCI:4Dh). Values after a prefetch command: 0 = Remaining prefetched data is discarded upon completion of the current Read Command. 1 = Remaining prefetched data is not discarded, but remains available for the next Read Command with consecutive address. The prefetched data is only discarded upon a timeout. The timeout period can be programmed using the Smart Prefetch Timeout bits (BUFCR[6:5]; PCI:4Fh).	Yes	Yes	0
2	Split FIFO Enable. Buffer Split for individual data entries. Values: 0 = Entire FIFO shared among entries and the FIFO is undedicated 1 = FIFO divided into four equal parts, to be dedicated to each entry for Split Completions	Yes	Yes	0
4:3	Reserved.	Yes	No	00b
6:5	Smart Prefetch Timeout. Smart Prefetch Timeout affects only PCI-to-PCI bridging applications. Prefetches <i>cannot</i> cross the 4-KB Address boundary. When Smart Prefetch is enabled, the prefetched data is only discarded upon a timeout. The timeout periods available are after: 00b = 32 PCI clocks 01b = 64 PCI clocks 10b = 128 PCI clocks 11b = 256 PCI clocks	Yes	Yes	11b
7	Reserved.	Yes	No	0

Register 6-168. (IACNTRL; PCI:50h) Internal Arbiter Control

Bit	Description	Read	Write	Value after Reset
0	Low-Priority Group Fixed Arbitration. If set to 1, the low-priority group uses fixed priority arbitration; otherwise, rotating priority arbitration is used.	Yes	Yes	0
1	Low-Priority Group Arbitration Order. Valid only when the low-priority arbitration group is set to a fixed arbitration scheme. Values: 0 = Priority decreases with bus master number. (For example, assuming Master 2 is set as the highest priority master, Master 3 retains higher priority than Master 4.) 1 = Priority increases with bus master number. (For example, assuming Master 2 is set as the highest priority master, Master 4 retains higher priority than Master 3.) This order is relative to the master with the highest priority for this group, as specified in IACNTRL[7:4].	Yes	Yes	0
2	High-Priority Group Fixed Arbitration. If set to 1, the high-priority group uses the fixed priority arbitration; otherwise, rotating priority arbitration is used.	Yes	Yes	0
3	High-Priority Group Arbitration Order. Valid only when the high-priority arbitration group is set to a fixed arbitration scheme. Values: 0 = Priority decreases with bus master number. (For example, assuming Master 2 is set as the highest priority master, Master 3 retains higher priority than Master 4.) 1 = Priority increases with bus master number. (For example, assuming Master 2 is set as the highest priority master, Master 4 retains higher priority than Master 3.) This order is relative to the master with the highest priority for this group, as specified in IACNTRL[11:8].	Yes	Yes	0
7:4	Highest Priority Master in Low-Priority Group. Controls which master in the low-priority group retains the highest priority. Valid only if the group uses the fixed arbitration scheme. Values: 0000b = Master 0 retains highest priority 0001b = Master 1 retains highest priority 1000b = PCI 6466 retains highest priority 1001b - 1111b = Reserved	Yes	Yes	0000Ь
11:8	Highest Priority Master in High-Priority Group. Controls which master in the high-priority group remains the highest priority. Valid only if the group uses the fixed arbitration scheme. Values: 0000b = Master 0 retains highest priority 0001b = Master 1 retains highest priority 1000b = PCI 6466 retains highest priority 1001b - 1111b = Reserved	Yes	Yes	0000Ь
15:12	Bus Grant Parking Control. Controls bus grant behavior during idle. Value: Oh = Indicates the last master granted is parked All other values are <i>Reserved</i> .	Yes	No	Oh

6.2.3.7 Test and Serial EEPROM

Register 6-169. (TEST; PCI:52h) Test

Bit	Description	Read	Write	Value after Reset
0	Serial EEPROM Autoload Control. If set to 1, disables serial EEPROM autoload.	Yes	Yes	0
1	Fast Serial EEPROM Autoload. If set to 1, speeds up serial EEPROM autoload.	Yes	Yes	0
2	Serial EEPROM Autoload Status. Serial EEPROM autoload status is set to 1 during autoload.	Yes	No	Status of Serial EEPROM autoload
3	S_PLL_TEST. When P_CLKOE input pin is set to 1 and this bit is set to 1, S_CLKO4 (derived from S_CLKIN) is divided by 4.	Yes	Yes	0
4	DEV64#. Reflects DEV64# pin status.	Yes	No	DEV64#
5	S_CFN#. Reflects S_CFN# pin status.	Yes	No	S_CFN#
6	TRANS#. Reflects TRANS# pin status.	Yes	No	TRANS#
7	U_MODE. Reflects U_MODE pin status.	Yes	No	U_MODE

Register 6-170. (EEPCNTRL; PCI:54h) Serial EEPROM Control

Bit	Description	Read	Write	Value after Reset
0	Start. Starts serial EEPROM Read or Write cycle. Bit is cleared when serial EEPROM load completes.	Yes	Yes	0
1	Serial EEPROM Command. Controls commands sent to the serial EEPROM. Values: 0 = Read 1 = Write	Yes	Yes	0
2	Serial EEPROM Error. Set to 1 if serial EEPROM ACK was not received during serial EEPROM cycle.	Yes	No	_
3	Serial EEPROM Autoload Successful. Set to 1 if serial EEPROM autoload successfully occurred after reset, with appropriate Configuration registers loaded with the values programmed in the serial EEPROM. If 0, the serial EEPROM autoload was unsuccessful or disabled.	Yes	No	_
5:4	Reserved.	Yes	No	00b
7:6	Serial EEPROM Clock Rate. Controls the serial EEPROM clock frequency. The serial EEPROM clock is derived from the primary PCI clock. Values: 00b = PCLK / 2048 01b = PCLK / 1024 10b = PCLK / 256 11b = PCLK / 32	Yes	Yes	01b

Register 6-171. (EEPADDR; PCI:55h) Serial EEPROM Address

Bit	Description	Read	Write	Value after Reset
0	Reserved.	Yes	No	_
7:1	Serial EEPROM Address. Serial EEPROM cycle word address.	Yes	Yes	_

Register 6-172. (EEPDATA; PCI:56h) Serial EEPROM Data

Bit	Description	Read	Write	Value after Reset
15:0	Serial EEPROM Data. Contains data to be written to the serial EEPROM. During reads, contains data received from the serial EEPROM after a Read cycle completes.	Yes	Yes	_

6.2.3.8 Timer

Register 6-173. (TMRCNTRL; PCI:61h) Timer Control

Bit	Description	Read	Write	Value after Reset
0	Timer Enable. Set to start measurement of the approximate bus frequency on the primary or secondary interface. By default, bit is 0, and must be set to 1 to start the measurement. When set to 0 and then to 1, PCI 6466 starts counting up until it reaches the set count period. During this counting period, PCI 6466 Timer Counter (TMRCNT; PCI:62h Shadow register) counts the number of Timer Counter clocks.	Yes	Yes	0
2:1	Timer Counter Clock Source Select: Values: 00b = Primary PCI clock (P_CLKIN) 01b = Secondary PCI clock (S_CLKIN) 10b, 11b = Reserved	Yes	Yes	00b
3	Timer Stop. Timer stopped status bit. When the measurement is finished, this bit is set to 0, and then to 1. When starting a new measurement, this bit automatically restores to 0. Values: 0 = Timer running 1 = Timer stopped	Yes	No	0
5:4	Count Period. Values: 00b = 16 Reference clock high states 01b = 32 Reference clock high states 10b = 64 Reference clock high states 11b = 128 Reference clock high states	Yes	Yes	00b
7:6	Reserved.	Yes	No	00b

Register 6-174. (TMRCNT; PCI:62h) Timer Counter

Bit	Description	Read	Write	Value after Reset
15:0	Timer Counter. Automatically stops upon the count period setting in the Timer Control register (TMRCNTRL[7:4]; PCI:61h Shadow register). This counter can be enabled by setting the Timer Enable bit (TMRCNTRL[0]; PCI:61h Shadow register) first to 0, and then to 1.	Yes	No	0h

6.2.4 PCI Configuration Register Address Mapping 80h to FFh, Shadow and Extended— Non-Transparent Mode

Registers 80h to FFh, Shadow and Extended registers, are shared registers and can be accessed by primary and secondary ports. Take care when accessing these registers by both primary and secondary port masters. When possible, use the built-in semaphore mechanism.

Registers listed with a PCI offset or address are accessed by standard PCI Type 0 Configuration accesses.

6.2.4.1 Configuration 80h to FFh

Registers 80h to FFh, and extended registers, are set to their default values upon PCI 6466 power-up. Subsequent PCI resets from P_RSTIN# and/or S RSTIN# do not affect their values.

Table 6-7. PCI Configuration Shadow Register Address Mapping 80h – FFh—Non-Transparent Mode

	nfiguration er Address		tware compatibility to ensure compatibute write 0 to all			PCI Writable	Serial EEPROM
Primary Offset	Secondary Offset	31 24	23 16	15 8	7 0	Willable	Writable
80h	80h		Cross-Bridge Downstrea	m Configuration Address	3	Yes	No
84h	84h		Cross-Bridge Downstre	eam Configuration Data		Yes	No
88h	88h		Cross-Bridge Upstream	Configuration Address		Yes	No
8Ch	8Ch		Cross-Bridge Upstrea	m Configuration Data		Yes	No
90h	90h	Reserved	Cross-Bridge Configuration Access Ownership Status	Cross-Bridge Upstream Configuration Ownership Semaphore	Cross-Bridge Downstream Configuration Ownership Semaphore	Yes	No
94h	94h	S_SERR# Event Disable	P_SERR# Event Disable	Clock	Control	Yes	No
98h	98h	GPIO[3:0] Input Data	GPIO[3:0] Output Enable	GPIO[3:0] Output Data	P_SERR# and S_SERR# Status	Yes	No
9Ch	9Ch	GPIO[7:4] Input Data	GPIO[7:4] Output Enable	GPIO[7:4] Output Data	Hot Swap Switch and Read-Only Register Control	Yes	No
A0h	A0h	GPIO[15:14, 12:8] Input Data	GPIO[15:14, 12:8] Output Enable	GPIO[15:14, 12:8] Output Data	Power-Up Status	Yes	No
A4h	A4h	Upstream Message 3	Upstream Message 2	Upstream Message 1	Upstream Message 0	Yes	No
A8h	A8h	Downstream Message 3	Downstream Message 2	Downstream Message 1	Downstream Message 0	Yes	No
ACh	ACh	Reserved	Message Signaled Interrupts Control	Next Capability Pointer (0h)	Message Signaled Interrupts Capability ID (05h)*	Yes	Yes

Table 6-7. PCI Configuration Shadow Register Address Mapping 80h - FFh-Non-Transparent Mode

	figuration r Address	To ensure software compatibility with other versions of the PCI 6466 family and to ensure compatibility with future enhancements, write 0 to all unused bits.			family and to ensure compatibility with future enhancements,		Serial EEPROM
Primary Offset	Secondary Offset	31 24	23 16	15 8	7 0	Writable	Writable
B0h	B0h		Message Signaled	d Interrupts Address		Yes	No
B4h	B4h		Message Signaled Int	terrupts Upper Address		Yes	No
B8h	B8h	Rese	erved	Message Signal	ed Interrupts Data	Yes	No
BCh	BCh		Res	erved		No	No
C0h	C0h	Downstream Doorbe	ell Interrupt Request	Downstream Door	oell Interrupt Enable	Yes	No
C4h	C4h	Upstream Doorbel	I Interrupt Request	Upstream Doorbe	ell Interrupt Enable	Yes	No
C8h	C8h	Upstream Interrupt Enable	Downstream Interrupt Status	Downstream Door	bell Interrupt Status	Yes	No
CCh	CCh	Downstream Interrupt Enable	Upstream Interrupt Status	Upstream Doorbell Interrupt Status		Yes	No
D0h	D0h	Extended Register Index	Non-Transparent Configuration Ownership Semaphore	Reserved		Yes	No
D4h	D4h	Extended Register Data		Yes	No		
D8h	D8h	Arbiter	Control	Diagnostic Control	Chip Control	Yes	No
DCh	DCh	Power Managem	nent Capabilities*	Power Management Next Capability Pointer (E4h)	Power Management Capability ID (01h)	Yes	Yes
E0h	E0h	Power Management Data*	PMCSR Bridge Supports Extensions	Power Managem	ent Control/Status*	Yes	Yes
E4h	E4h	Reserved	Hot Swap Control/ Status (0h)	Hot Swap Next Capability Pointer (E8h)	Hot Swap Control (Capability ID) (06h)	Yes	No
E8h	E8h	VPD Add	PD Address (0h) VPD Next Capability Pointer (F0h)** VPD Capability ID (03h)		Yes	No	
ECh	ECh	VPD Data (0h)			Yes	No	
F0h – FCh	F0h – FCh		Reserved			Yes	No

Notes: Refer to the individual register descriptions to determine which bits are writable.

^{*} Writable only when the Read-Only Registers Write Enable bit is set (HSSRRC[7]=1; PCI:9Ch). Refer to the individual register descriptions to determine which bits are writable.

^{**} The PCI 6466 contains PCI-X Extended registers (one of which is at offset F0h); however, these registers are not supported in this version of the product.

6.2.4.2 Cross-Bridge Configuration Access Control

Registers 80h to 87h and 90h *cannot* be written from the downstream side. Registers 88h to 8Fh and 91h *cannot* be written from the upstream side. Configuration addresses should always be set up before accessing the Configuration data.

Register 6-175. (XBDWNCA; PCI:80h) Cross-Bridge Downstream Configuration Address

Bit	Description	Read	Write	Value after Reset
31:0	Downstream Configuration Address. Data used as the downstream Configuration address.	Yes	Yes	0h

Register 6-176. (XBDWNCD; PCI:84h) Cross-Bridge Downstream Configuration Data

Bit	Description	Read	Write	Value after Reset
31:0	Downstream Configuration Data. Data presented is used as the downstream Configuration Read/Write data.	Yes	Yes	0h

Register 6-177. (XBUPSCA; PCI:88h) Cross-Bridge Upstream Configuration Address

Bit	Description	Read	Write	Value after Reset
31:0	Upstream Configuration Address. Data used as the upstream Configuration address.	Yes	Yes	0h

Register 6-178. (XBUPSCD; PCI:8Ch) Cross-Bridge Upstream Configuration Data

Bit	Description	Read	Write	Value after Reset
31:0	Upstream Configuration Data. Data presented is used as the upstream Configuration Read/Write data.	Yes	Yes	0h

Register 6-179. (XBDWNCOS; PCI:90h) Cross-Bridge Downstream Configuration Ownership Semaphore

Bit	Description	Read	Write	Value after Reset
0	Downstream Configuration Ownership. Only the upstream master can access this bit, using byte-wide accesses. When read as 0 by the upstream interface intending to access Downstream Configuration registers, indicates that Downstream Configuration Address and Data registers are not owned and can be accessed. The Read operation automatically sets this bit to 1, indicating the bus is owned. The owner issues a Configuration Write 1 to clear this bit after use. If the bit is not cleared when another master wants to access the register, that master also checks this bit. The bit is sampled as 1, indicating the register is in use, and the master waits until the register is available for access. Software can check this semaphore mechanism status by way of XBCOS[0]; PCI:92h, without taking ownership.	Yes	Yes/Clr	0
7:1	Reserved.	Yes	No	0h

Register 6-180. (XBUPSCOS; PCI:91h) Cross-Bridge Upstream Configuration Ownership Semaphore

Bit	Description	Read	Write	Value after Reset
0	Upstream Configuration Ownership. Only the downstream master can access this bit, using byte-wide accesses. When read as 0 by the downstream interface intending to access Upstream Configuration registers, indicates the Upstream Configuration Address and Data registers are not owned and can be accessed. The Read operation automatically sets this bit to 1, indicating the bus is owned. The owner issues a Configuration Write 1 to clear this bit after use. If the bit is not cleared when another master wants to access the register, that master also checks this bit. The bit is sampled as 1, indicating the register is in use, and the master waits until the register is available for access. Software can check this semaphore mechanism status by way of XBCOS[1]; PCI:92h, without taking ownership.	Yes	Yes/Clr	0
7:1	Reserved.	Yes	No	0h

Register 6-181. (XBCOS; PCI:92h) Cross-Bridge Configuration Ownership Status

Bit	Description	Read	Write	Value after Reset
0	Downstream Configuration Ownership Status. Allows software to check the Downstream Configuration Ownership bit (XBDWNCOS[0]; PCI:90h) without setting it.	Yes	No	0
1	Upstream Configuration Ownership Status. Allows software to check the Upstream Configuration Ownership bit (XBUPSCOS[0]; PCI:91h) without setting it.	Yes	No	0
7:2	Reserved.	Yes	No	0h

6.2.4.3 Clock Control

Register 6-182. (CLKCNTRL; PCI:94h) Clock Control

Bit	Description	Read	Write	Value after Reset
1:0	Clock 0 Disable. If either bit is 0, S_CLKO0 is enabled. When both bits are 1, S_CLKO0 is disabled. Defaults to 00b if MSK_IN=1.	Yes	Yes	00b
3:2	Clock 1 Disable. If either bit is 0, S_CLKO1 is enabled. When both bits are 1, S_CLKO1 is disabled.	Yes	Yes	00b
5:4	Clock 2 Disable. If either bit is 0, S_CLKO2 is enabled. When both bits are 1, S_CLKO2 is disabled.	Yes	Yes	00b
7:6	Clock 3 Disable. If either bit is 0, S_CLKO3 is enabled. When both bits are 1, S_CLKO3 is disabled.	Yes	Yes	00b
8	Clock 4 Disable. If 0, S_CLKO4 is enabled. When 1, S_CLKO4 is disabled.	Yes	Yes	0
15:9	Reserved.	Yes	No	0h

6.2.4.4 System Error Event

Register 6-183. (PSERRED; PCI:96h) P_SERR# Event Disable

Bit	Description	Read	Write	Value after Reset
0	Address Parity Error. P_SERR# is asserted because an Address Parity error occurred on either side of the bridge.	Yes	Yes/Clr	0
1	Posted Write Parity Error. Controls PCI 6466 ability to assert P_SERR# when a Data Parity error is detected on the target bus during a Posted Write transaction. P_SERR# is asserted if this event occurs when bit is 0 and the Command register P_SERR# Enable bit is set (PCICR[8]=1; Primary PCI:04h, Secondary PCI:44h).	Yes	Yes	0
2	Posted Memory Write Non-Delivery. Controls PCI 6466 ability to assert P_SERR# when it is unable to deliver Posted Write data after 2 ²⁴ attempts [or programmed Maximum Retry count (TOCNTRL[2:0]; PCI:45h Shadow register)]. P_SERR# is asserted if this event occurs when bit is 0 and the Command register P_SERR# Enable bit is set (PCICR[8]=1; Primary PCI:04h, Secondary PCI:44h).	Yes	Yes	0
3	Target Abort during Posted Write. Controls PCI 6466 ability to assert P_SERR# when it receives a Target Abort while attempting to deliver Posted Write data. P_SERR# is asserted if this event occurs when bit is 0 and the Command register P_SERR# Enable bit is set (PCICR[8]=1; Primary PCI:04h, Secondary PCI:44h).	Yes	Yes	0
4	Master Abort on Posted Write. Controls PCI 6466 ability to assert P_SERR# when it receives a Master Abort while attempting to deliver Posted Write data. P_SERR# is asserted if this event occurs when bit is 0 and the Command register P_SERR# Enable bit is set (PCICR[8]=1; Primary PCI:04h, Secondary PCI:44h).	Yes	Yes	0
5	Delayed Configuration or I/O Write Non-Delivery. Controls PCI 6466 ability to assert P_SERR# when it is unable to deliver Delayed Write data after 2 ²⁴ attempts [or programmed Maximum Retry count attempts (TOCNTRL[2:0]; PCI:45h Shadow register)]. P_SERR# is asserted if this event occurs when bit is 0 and the Command register P_SERR# Enable bit is set (PCICR[8]=1; Primary PCI:04h, Secondary PCI:44h).	Yes	Yes	0
6	Delayed Read-No Data from Target. Controls PCI 6466 ability to assert P_SERR# when it is unable to transfer Read data from the target after 2 ²⁴ attempts [or programmed Maximum Retry count attempts (TOCNTRL[2:0]; PCI:45h Shadow register)]. P_SERR# is asserted if this event occurs when bit is 0 and Command register P_SERR# Enable bit is set (PCICR[8]=1; Primary PCI:04h, Secondary PCI:44h).	Yes	Yes	0
7	Posted Write Data Parity Error. P_SERR# is asserted because a Posted Write Data Parity error occurred on the target bus.	Yes	Yes/Clr	0

Register 6-184. (SSERRED; PCI:97h) S_SERR# Event Disable

Bit	Description	Read	Write	Value after Reset
0	Address Parity Error. S_SERR# is asserted because an Address Parity error occurred on either side of the bridge.	Yes	Yes/Clr	0
1	Posted Write Parity Error. Controls PCI 6466 ability to assert S_SERR# when a Data Parity error is detected on the target bus during a Posted Write transaction. S_SERR# is asserted if this event occurs when bit is 0 and the Command register SERR# Enable bit is set (PCISCR[8]=1; Primary PCI:44h, Secondary PCI:04h).	Yes	Yes	0
2	Posted Memory Write Non-Delivery. Controls PCI 6466 ability to assert S_SERR# when it is unable to deliver Posted Write data after 2 ²⁴ attempts [or programmed Maximum Retry count (TOCNTRL[2:0]; PCI:45h Shadow register)]. S_SERR# is asserted if this event occurs when bit is 0 and the Command register SERR# Enable bit is set (PCISCR[8]=1; Primary PCI:44h, Secondary PCI:04h).	Yes	Yes	0
3	Target Abort during Posted Write. Controls PCI 6466 ability to assert S_SERR# when it receives a Target Abort while attempting to deliver Posted Write data. S_SERR# is asserted if this event occurs when bit is 0 and the Command register P_SERR# Enable bit is set (PCICR[8]=1; Primary PCI:04h, Secondary PCI:44h).	Yes	Yes	0
4	Master Abort on Posted Write. Controls PCI 6466 ability to assert S_SERR# when it receives a Master Abort while attempting to deliver Posted Write data. S_SERR# is asserted if this event occurs when bit is 0 and Command register P_SERR# Enable bit is set (PCICR[8]=1; Primary PCI:04h, Secondary PCI:44h).	Yes	Yes	0
5	Delayed Configuration or I/O Write Non-Delivery. Controls PCI 6466 ability to assert S_SERR# when it is unable to deliver Delayed Write data after 2 ²⁴ attempts [or programmed Maximum Retry count (TOCNTRL[2:0]; PCI:45h Shadow register)]. S_SERR# is asserted if this event occurs when bit is 0 and the Command register SERR# Enable bit is set (PCICR[8]=1; Primary PCI:04h, Secondary PCI:44h).	Yes	Yes	0
6	Delayed Read-No Data from Target. Controls PCI 6466 ability to assert S_SERR# when it is unable to transfer Read data from the target after 2 ²⁴ attempts [or programmed Maximum Retry count (TOCNTRL[2:0]; PCI:45h Shadow register)]. S_SERR# is asserted if this event occurs when bit is 0 and the Command register SERR# Enable bit is set (PCICR[8]=1; Primary PCI:04h, Secondary PCI:44h).	Yes	Yes	0
7	Posted Write Data Parity Error. S_SERR# is asserted because a Posted Write Data Parity error occurred on the target bus.	Yes	Yes/Clr	0

Register 6-185. (PSSERRSR; PCI:98h) P_SERR# and S_SERR# Status

Bit	Description	Read	Write	Value after Reset
0	Primary Post Write Non-Delivery. P_SERR# is asserted because PCI 6466 was unable to deliver Posted Write data to the target before the Timeout Counter expired.	Yes	Yes/Clr	0
1	Primary Delayed Write Non-Delivery. P_SERR# is asserted because PCI 6466 was unable to deliver Delayed Write data before the Timeout Counter expired.	Yes	Yes/Clr	0
2	Primary Delayed Read Failed. P_SERR# is asserted because PCI 6466 was unable to read data from the target before the Timeout Counter expired.	Yes	Yes/Clr	0
3	Primary Transaction Master Timeout. P_SERR# is asserted because a master did not repeat a Read or Write transaction before the initiator bus Master Timeout Counter expired.	Yes	Yes/Clr	0
4	Secondary Post Write Non-Delivery. S_SERR# is asserted because PCI 6466 was unable to deliver Posted Write data to the target before the Timeout Counter expired.	Yes	Yes/Clr	0
5	Secondary Delayed Write Non-Delivery. S _SERR# is asserted because PCI 6466 was unable to deliver Delayed Write data before the Timeout Counter expired.	Yes	Yes/Clr	0
6	Secondary Delayed Read Failed. S _SERR# is asserted because PCI 6466 was unable to read data from the target before the Timeout Counter expired.	Yes	Yes/Clr	0
7	Secondary Transaction Master Timeout. S _SERR# is asserted because a master did not repeat a Read or Write transaction before the initiator bus Master Timeout Counter expired.	Yes	Yes/Clr	0

6.2.4.5 GPIO[3:0]

Register 6-186. (GPIOOD[3:0]; PCI:99h) GPIO[3:0] Output Data

Bit	Description	Read	Write	Value after Reset
3:0	GPIO[3:0] Output Data Write 1 to Clear. Writing 1 to any of these bits drives the corresponding signal low on the GPIO[3:0] bus if the signal is programmed as an output. Writing 0 has no effect. Read returns last written value.	Yes	Yes/Clr	0h
7:4	GPIO[3:0] Output Data Write 1 to Set. Writing 1 to any of these bits drives the corresponding signal high on the GPIO[3:0] bus if the signal is programmed as an output. Writing 0 has no effect. Read returns last written value.	Yes	Yes/Set High	0h

Register 6-187. (GPIOOE[3:0]; PCI:9Ah) GPIO[3:0] Output Enable

Bit	Description	Read	Write	Value after Reset
3:0	GPIO[3:0] Output Enable Write 1 to Clear. Writing 1 to any of these bits configures the corresponding signal on the GPIO[3:0] bus as an input. Writing 0 has no effect. Read returns last written value.	Yes	Yes/Clr	0h
7:4	GPIO[3:0] Output Enable Write 1 to Set. Writing 1 to any of these bits configures the corresponding signal on the GPIO[3:0] bus as an output. Writing 0 has no effect. Read returns last written value.	Yes	Yes/Set High	0h

Register 6-188. (GPIOID[3:0]; PCI:9Bh) GPIO[3:0] Input Data

Bit	Description	Read	Write	Value after Reset
3:0	Reserved.	Yes	No	0h
7:4	GPIO[3:0] Input Data. Reads the GPIO[3:0] pin state. The state is updated on the primary PCI Clock cycle following a change in the GPIO[3:0] state.	Yes	No	_

6.2.4.6 Hot Swap and Read-Only Control

Register 6-189. (HSSRRC; PCI:9Ch) Hot Swap Switch and Read-Only Register Control

Bit	Description	Read	Write	Value after Reset
0	Hot Swap Extraction Switch. Used to signal board extraction. If set, the board is in the inserted state. Writing 0 to this bit signals pending board extraction.	Yes	Yes	_
1	Primary Port 64-Bit Extension Signals Park. Value: 1 = PCI 6466 drives primary port PCI 64-bit extension signals P_AD[63:32], P_CBE[7:4]#, and P_PAR64 to 0	Yes	Yes	0
2	Secondary Port 64-Bit Extension Signals Park. Value: 1 = PCI 6466 drives secondary port PCI 64-bit extension signals S_AD[63:32], S_CBE[7:4]#, and S_PAR64 to 0	Yes	Yes	0
6:3	Reserved.	Yes	No	0h
7	 Read-Only Registers Write Enable. Setting this bit to 1 enables writes to specific bits within these normally Read-Only registers (refer to the listed registers for further details): Vendor and Device IDs (PCIIDR; Primary PCI:00h, Secondary PCI:40h and Primary PCI:40h, Secondary PCI:00h) PCI Class Code (PCICCR; Primary PCI:09h – 0Bh, Secondary PCI:09h – 4Bh and Primary PCI:49h – 4Bh, Secondary PCI:09h – 0Bh) PCI Header Type (PCIHTR; Primary PCI:0Eh, Secondary PCI:4Eh and Primary PCI:4Eh, Secondary PCI:4Eh and Primary PCI:4Eh, Secondary PCI:2Ch, Secondary PCI:6Ch and Primary PCI:6Ch, Secondary PCI:2Ch) Subsystem Vendor ID (PCISVID; Primary PCI:2Eh, Secondary PCI:6Eh and Primary PCI:6Eh, Secondary PCI:2Eh) Primary Minimum Grant (PCIPMGR; PCI:3Eh, Secondary PCI:7Eh) Primary Maximum Latency (PCIPMLR; PCI:3Fh, Secondary PCI:7Fh) Secondary Minimum Grant (PCISMGR; PCI:7Fh, Secondary PCI:3Fh) Secondary Maximum Latency (PCISMLR; PCI:7Fh, Secondary PCI:3Fh) Message Signaled Interrupts Capability ID (MSICAPID; PCI:ACh Shadow register) Power Management Capabilities (PMC; PCI:DEh Shadow register) Power Management Data (PMCDATA; PCI:E3h Shadow register) Power Management Data (PMCDATA; PCI:E3h Shadow register) Bit must be cleared after the values are modified in these Read-Only registers. 	Yes	Yes	0

6.2.4.7 GPIO[7:4], Power-Up Status, and GPIO[15:14, 12:8]

Register 6-190. (GPIOOD[7:4]; PCI:9Dh) GPIO[7:4] Output Data

Bit	Description	Read	Write	Value after Reset
3:0	GPIO[7:4] Output Data Write 1 to Clear. Writing 1 to any of these bits drives the corresponding signal low on the GPIO[7:4] bus if the signal is programmed as an output. Writing 0 has no effect. Read returns last written value.	Yes	Yes/Clr	0h
7:4	GPIO[7:4] Output Data Write 1 to Set. Writing 1 to any of these bits drives the corresponding signal high on the GPIO[7:4] bus if the signal is programmed as an output. Writing 0 has no effect. Read returns last written value.	Yes	Yes/Set High	0h

Register 6-191. (GPIOOE[7:4]; PCI:9Eh) GPIO[7:4] Output Enable

Bit	Description	Read	Write	Value after Reset
3:0	GPIO[7:4] Output Enable Write 1 to Clear. Writing 1 to any of these bits configures the corresponding signal on the GPIO[7:4] bus as an input. Writing 0 has no effect. Read returns last written value.	Yes	Yes/Clr	0h
7:4	GPIO[7:4] Output Enable Write 1 to Set. Writing 1 to any of these bits configures the corresponding signal on the GPIO[7:4] bus as an output. Writing 0 has no effect. Read returns last written value.	Yes	Yes/Set High	0h

Register 6-192. (GPIOID[7:4]; PCI:9Fh) GPIO[7:4] Input Data

Bit	Description	Read	Write	Value after Reset
3:0	Reserved.	Yes	No	0h
7:4	GPIO[7:4] Input Data. Reads the GPIO[7:4] pin state. The state is updated on the primary PCI Clock cycle following a change in the GPIO[7:4] state.	Yes	No	_

Register 6-193. (PWRUPSR; PCI:A0h) Power-Up Status

Bit	Description	Read	Write	Value after Reset
7:0	Power-Up Latched Status Bits. Upon PWRGD (power good), the status of GPIO[15:14, 12:8] are latched into PWRUPSR. Select pin status for desired option setting or checking. Recommended use: GPIO15—Primary Power State. Value of 1h indicates primary port power is stable. GPIO14—Secondary Power State. Value of 1h indicates secondary port power is stable.	Yes	No	GPIO[15:14, 12:8]

Register 6-194. (GPIOOD[15:14, 12:8]; PCI:A1h) GPIO[15:14, 12:8] Output Data

Bit	Description	Read	Write	Value after Reset
7:0	GPIO[15:14, 12:8] Output Data. Values written to this register are output on the GPIO[15:14, 12:8] pins, if enabled. Values: Oh = Low 1h = High	Yes	Yes	0h

Register 6-195. (GPIOOE[15:14, 12:8]; PCI:A2h) GPIO[15:14, 12:8] Output Enable

Bit	Description	Read	Write	Value after Reset
7:0	GPIO[15:14, 12:8] Output. Writing 1 to any of these bits configures the corresponding signal on the GPIO[15:14, 12:8] bus as an output. Writing 0 configures the corresponding signal as an input.	Yes	Yes	0h

Register 6-196. (GPIOID[15:14, 12:8]; PCI:A3h) GPIO[15:14, 12:8] Input Data

Bit	Description	Read	Write	Value after Reset
7:0	GPIO[15:14, 12:8] Input Data. Reads the GPIO[15:14, 12:8] pin state. The state is updated on the primary PCI Clock cycle following a change in the GPIO[15:14, 12:8] state.	Yes	No	

6.2.4.8 Direct Message Interrupt

When enabled, a write command to the following message registers can cause a PCI interrupt. The Direct Message Interrupts encode the interrupt message in the response and are therefore faster than using the doorbell registers. S_INTA# is activated by downstream messages, and P_INTA# is activated by upstream messages.

Register 6-197. (UPSMSG0; PCI:A4h) Upstream Message 0

Bit	Description	Read	Write	Value after Reset
7:0	Upstream Message 0. Secondary port masters can write data to UPSMSG0 for primary port devices to read.	Yes	Yes	0h

Register 6-198. (UPSMSG1; PCI:A5h) Upstream Message 1

Bit	Description	Read	Write	Value after Reset
7:0	Upstream Message 1. Secondary port masters can write data to UPSMSG1 for primary port devices to read.	Yes	Yes	0h

Register 6-199. (UPSMSG2; PCI:A6h) Upstream Message 2

Bit	Description	Read	Write	Value after Reset
7:0	Upstream Message 2. Secondary port masters can write data to UPSMSG2 for primary port devices to read.	Yes	Yes	0h

Register 6-200. (UPSMSG3; PCI:A7h) Upstream Message 3

Bit	Description	Read	Write	Value after Reset
7:0	Upstream Message 3. Secondary port masters can write data to UPSMSG3 for primary port devices to read.	Yes	Yes	0h

Register 6-201. (DWNMSG0; PCI:A8h) Downstream Message 0

Bit	Description	Read	Write	Value after Reset
7:0	Downstream Message 0. Primary port masters can write data to DWNMSG0 for secondary port devices to read. When this is written, Downstream Interrupt Status bit is set (DWNINTSR[0]=1; PCI:CAh) and S_INTA# is asserted. The secondary device reads DWNINTSR[0] and writes 1 to clear it and de-assert S_INTA#.	Yes	Yes	0h

Register 6-202. (DWNMSG1; PCI:A9h) Downstream Message 1

Bit	Description	Read	Write	Value after Reset
7:0	Downstream Message 1. Primary port masters can write data to DWNMSG1 for secondary port devices to read. When this is written, Downstream Interrupt Status bit is set (DWNINTSR[1]=1; PCI:CAh) and S_INTA# is asserted. The secondary device reads DWNINTSR[1] and writes 1 to clear it and de-assert S_INTA#.	Yes	Yes	0h

Register 6-203. (DWNMSG2; PCI:AAh) Downstream Message 2

Bit	Description	Read	Write	Value after Reset
7:0	Downstream Message 2. Primary port masters can write data to DWNMSG2 for secondary port devices to read. When this is written, Downstream Interrupt Status bit is set (DWNINTSR[2]=1; PCI:CAh) and S_INTA# is asserted. The secondary device reads DWNINTSR[2] and writes 1 to clear it and de-assert S_INTA#.	Yes	Yes	0h

Register 6-204. (DWNMSG3; PCI:ABh) Downstream Message 3

Bit	Description	Read	Write	Value after Reset
7:0	Downstream Message 3. Primary port masters can write data to DWNMSG3 for secondary port devices to read. When this is written, Downstream Interrupt Status bit is set (DWNINTSR[3]=1; PCI:CAh) and S_INTA# is asserted. The secondary device reads DWNINTSR[3] and writes 1 to clear it and de-assert S_INTA#.	Yes	Yes	0h

6.2.4.9 Message Signaled Interrupt

Register 6-205. (MSICAPID; PCI:ACh) Message Signaled Interrupts Capability ID

Bit	Description	Read	Write	Value after Reset
7:0	Message Signaled Interrupts (MSI) Capability ID. PCI-SIG-issued Capability ID for Message Signaled Interrupts is 05h.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	05h

Register 6-206. (MSINEXT; PCI:ADh) Message Signaled Interrupts Next Capability Pointer

Bit	Description	Read	Write	Value after Reset
7:0	Message Signaled Interrupt Next_Cap Pointer. Offset into PCI Configuration space for location of the next capability in the New Capabilities Linked List. Set to 0h, as this is the last item in the linked list.	Yes	No	0h

Register 6-207. (MSIC; PCI:AEh) Message Signaled Interrupts Control

Bit	Description	Read	Write	Value after Reset
0	Message Signaled Interrupts Enable. Set by system configuration software to enable MSI.	Yes	Yes	0
3:1	Multiple Message Capable. System configuration software reads these bits to determine the number of requested messages.	Yes	No	000b
6:4	Multiple Message Enable. System configuration software writes to these bits to indicate the number of allocated messages.	Yes	Yes	000b
7	64-Bit Address Capable. System configuration software reads this bit to determine whether PCI 6466 uses 64-bit addressing. Values: 0 = 32 bit 1 = 64 bit	Yes	No	0
15:8	Reserved.	Yes	No	0h

Register 6-208. (MSIADDR; PCI:B0h) Message Signaled Interrupts Address

Bit	Description	Read	Write	Value after Reset
1:0	Reserved.	Yes	No	00b
31:2	Message Signaled Interrupt Address. System-specified message address.	Yes	Yes	0h

Register 6-209. (MSIUADDR; PCI:B4h) Message Signaled Interrupts Upper Address

Bit	Description	Read	Write	Value after Reset
31:0	Message Signaled Interrupt Upper Address. System- specified message upper address.	Yes	Yes	0h

Register 6-210. (MSIDATA; PCI:B8h) Message Signaled Interrupts Data

Bit	Description	Read	Write	Value after Reset
15:0	Message Signaled Interrupt Data. System-specified message. Each MSI function is allocated up to 32 unique messages.	Yes	Yes	0h
31:16	Reserved.	Yes	No	0h

6.2.4.10 Doorbell and Miscellaneous Interrupt

S_INTA# is asserted when there are active downstream interrupt sources. P_INTA# is asserted when there are active upstream interrupt sources.

Register 6-211. (DWNDBIE; PCI:C0h) Downstream Doorbell Interrupt Enable

Bit	Description	Read	Write	Value after Reset
15:0	Secondary Interrupt Requests Enable. Set to 1 to enable appropriate Downstream Doorbell Interrupt Request bit (DWNDBIR[15:0]; PCI:C2h) to the secondary port.	Yes	Yes	0h

Register 6-212. (DWNDBIR; PCI:C2h) Downstream Doorbell Interrupt Request

Bit	Description	Read	Write	Value after Reset
15:0	Downstream Doorbell Interrupt Request. If a primary master sets any of these bits to 1, causes secondary port interrupts. When one of these bits is 1, the corresponding Doorbell Interrupt Status bit (DWNDBIS[15:0]; PCI:C8h) cannot be cleared and new interrupts are generated. Therefore, immediately clear these bits after they are set to generate an interrupt.	Yes	Yes	0h

Register 6-213. (UPSDBIE; PCI:C4h) Upstream Doorbell Interrupt Enable

Bit	Description	Read	Write	Value after Reset
15:0	Primary Interrupt Requests Enable. Set to 1 to enable appropriate software interrupt request bit (UPSDBIR[15:0]; PCI:C6h) to the primary port.	Yes	Yes	0h

Register 6-214. (UPSDBIR; PCI:C6h) Upstream Doorbell Interrupt Request

Bit	Description	Read	Write	Value after Reset
15:0	Upstream Doorbell Interrupt Request. If a secondary master sets any of these bits to 1, causes Primary Port interrupts. When one of these bits is 1, the corresponding Doorbell Interrupt Status bit (UPSDBIS[15:0]; PCI:CCh) cannot be cleared and new interrupts are generated. Therefore, immediately clear these bits after they are set to generate an interrupt.	Yes	Yes	0h

Register 6-215. (DWNDBIS; PCI:C8h) Downstream Doorbell Interrupt Status

Bit	Description	Read	Write	Value after Reset
15:0	Secondary Interrupt Requests Status. Set bit indicates the corresponding secondary Software Interrupt Request (DWNDBIR; PCI:C2h) to the secondary host was detected.	Yes	Yes/Clr	0h

Register 6-216. (DWNINTSR; PCI:CAh) Downstream Interrupt Status

Bit	Description	Read	Write	Value after Reset
0	Downstream Message 0. Primary-to-secondary Message 0 is written. Write 1 to de-assert S_INTA#.	Yes	Yes/Clr	0
1	Downstream Message 1. Primary-to-secondary Message 1 is written. Write 1 to de-assert S_INTA#.	Yes	Yes/Clr	0
2	Downstream Message 2. Primary-to-secondary Message 2 is written. Write 1 to de-assert S_INTA#.	Yes	Yes/Clr	0
3	Downstream Message 3. Primary-to-secondary Message 3 is written. Write 1 to de-assert S_INTA#.	Yes	Yes/Clr	0
4	P_RSTIN# De-Assertion. P_RSTIN# de-assertion detected.	Yes	Yes/Clr	0
5	P_PME# De-Assertion. P_PME# de-assertion detected.	Yes	Yes/Clr	0
6	GPIO15 Active Low Interrupt. Recommended use: Primary power is not available. Reflects GPIO15 pin inverted state, if this interrupt is enabled; otherwise, value is 0.	Yes	No	0
7	GPIO5 Active Low Interrupt. Reflects GPIO5 pin inverted state, if this interrupt is enabled; otherwise, value is 0.	Yes	No	0

Register 6-217. (UPSINTE; PCI:CBh) Upstream Interrupt Enable

Bit	Description	Read	Write	Value after Reset
0	Upstream Message 0 Interrupt Enable. Enables secondary-to-primary Message 0 event interrupt trigger.	Yes	Yes	0
1	Upstream Message 1 Interrupt Enable. Enables secondary-to-primary Message 1 event interrupt trigger.	Yes	Yes	0
2	Upstream Message 2 Interrupt Enable. Enables secondary-to-primary Message 2 event interrupt trigger.	Yes	Yes	0
3	Upstream Message 3 Interrupt Enable. Enables secondary-to-primary Message 3 event interrupt trigger.	Yes	Yes	0
4	S_RSTIN# De-Assertion Enable. Enables S_RSTIN# de-assertion detection.	Yes	Yes	0
5	S_PME# De-Assertion Enable. Enables S_PME# de-assertion detection.	Yes	Yes	0
6	Secondary External Interrupt at GPIO14 Pin. Enables interrupt trigger when GPIO14 pin is low.	Yes	Yes	0
7	Secondary External Interrupt at GPIO4 Pin. Enables interrupt trigger when GPIO4 pin is low.	Yes	Yes	0

Register 6-218. (UPSDBIS; PCI:CCh) Upstream Doorbell Interrupt Status

Bit	Description	Read	Write	Value after Reset
15:0	Primary Interrupt Requests Status. Set bit indicates the corresponding Primary Software Interrupt request UPSDBIR; PCI:C6h) to the primary host was detected.	Yes	Yes/Clr	0h

Register 6-219. (UPSINTSR; PCI:CEh) Upstream Interrupt Status

Bit	Description	Read	Write	Value after Reset
0	Upstream Message 0. Secondary-to-primary Message 0 is written. Write 1 to de-assert P_INTA#.	Yes	Yes/Clr	0
1	Upstream Message 1. Secondary-to-primary Message 1 is written. Write 1 to de-assert P_INTA#.	Yes	Yes/Clr	0
2	Upstream Message 2. Secondary-to-primary Message 2 is written. Write 1 to de-assert P_INTA#.	Yes	Yes/Clr	0
3	Upstream Message 3. Secondary-to-primary Message 3 is written. Write 1 to de-assert P_INTA#.	Yes	Yes/Clr	0
4	S_RSTIN# De-Assertion. S_RSTIN# de-assertion detected.	Yes	Yes/Clr	0
5	S_PME# De-Assertion. S_PME# de-assertion detected.	Yes	Yes/Clr	0
6	GPIO14 Active Low Interrupt. Recommended use: Secondary power is not available. Reflects GPIO14 pin inverted state, if this interrupt is enabled; otherwise, value is 0.	Yes	No	0
7	GPIO4 Active Low Interrupt. Reflects GPIO4 pin inverted state, if this interrupt is enabled; otherwise, value is 0.	Yes	No	0

Register 6-220. (DWNINTE; PCI:CFh) Downstream Interrupt Enable

Bit	Description	Read	Write	Value after Reset
0	Downstream Message 0 Interrupt Enable. Enables primary-to- secondary Message 0 event interrupt trigger.	Yes	Yes	0
1	Downstream Message 1 Interrupt Enable. Enables primary-to- secondary Message 1 event interrupt trigger.	Yes	Yes	0
2	Downstream Message 2 Interrupt Enable. Enables primary-to- secondary Message 2 event interrupt trigger.	Yes	Yes	0
3	Downstream Message 3 Interrupt Enable. Enables primary-to- secondary Message 3 event interrupt trigger.	Yes	Yes	0
4	P_RSTIN# De-Assertion Enable. Enables P_RSTIN# de-assertion detection.	Yes	Yes	0
5	P_PME# De-Assertion Enable. Enables P_PME# de-assertion detection.	Yes	Yes	0
6	Primary External Interrupt at GPIO15 Pin. Enables interrupt trigger when GPIO15 pin is low.	Yes	Yes	0
7	Primary External Interrupt at GPIO5 Pin. Enables interrupt trigger when GPIO5 pin is low.	Yes	Yes	0

6.2.4.11 Non-Transparent Configuration Ownership Semaphore Mechanism

To avoid corruption by other masters, the PCI 6466 implements a Non-Transparent Configuration Ownership Semaphore Mechanism register (NTCOS; PCI:D2h). Use this register for Configuration Writes to the registers listed in Table 6-5 on page 6-67.

- To activate semaphore mechanism ownership polling, the access must be 1 DWORD access with only one byte read to the NTCOS register (CBE[3:0]#=1011b).
- To enable semaphore mechanism protocol, set the Semaphore Mechanism Enable bit to 1 (NTCOS[1]=1; PCI:D2h).
- When attempting to become the owner, perform a read to the Non-Transparent Configuration Ownership Semaphore Mechanism bit (NTCOS[0]=1;PCI:D2h), using Byte access until the value is 0. Then, perform a read to bit 0 again to ensure the bit is set.
- Write 1 to NTCOS[0] to release semaphore mechanism ownership.

Register 6-221. (NTCOS; PCI:D2h) Non-Transparent Configuration Ownership Semaphore Mechanism

Bit	Description	Read	Write	Value after Reset
0	Non-Transparent Configuration Ownership Semaphore Mechanism. Values: Configuration Read 0 = Semaphore mechanism is not owned. Current Access master becomes the semaphore mechanism owner (any future reads return 1 until the semaphore mechanism is released). 1 = Semaphore mechanism is previously owned. This value is returned when the semaphore mechanism is disabled. Configuration Write 0 = No action. 1 = Releases semaphore mechanism ownership. Bit must be cleared by the master that set the bit. The next access read to NTCOS[0] is 0, unless the semaphore mechanism is disabled. Software can check this semaphore mechanism status by way of CCNTRL[0]; PCI:D8h without taking ownership.	Yes	Yes/Clr	0
1	Semaphore Mechanism Enable. Values: 0 = Semaphore mechanism is disabled. NTCOS[0] returns value of 1, independent of its prior state. 1 = Enables semaphore mechanism protocol.	Yes	Yes/Clr	0
7:2	Reserved.	Yes	No	0h

6.2.4.12 Extended, Sticky Scratch, and Smart Prefetch

The extended registers are accessed by way of the Extended Register Index and Data registers (EXTRIDX; PCI:D3h and EXTRDATA; PCI:D4h, respectively).

In the PCI 6466, there are (refer to Table 6-8):

- Eight, 32-bit Sticky Scratch registers available (SCRATCHx; EXT:00h to 07h)
- Six 32-bit Upstream Smart Prefetch BARs (EXT:10h to 15h)
- Six 32-bit Downstream Smart Prefetch BARs (EXT:1Ah to 1Fh)
- Four 32-bit Upstream Smart Prefetch Descriptor registers (EXT:16h to 19h)
- Four 32-bit Downstream Smart Prefetch Descriptor registers (EXT:20h to 23h)


Smart Prefetch is enabled by way of the Buffer Control register (BUFCR[1]=1; PCI:4Fh). The secondary bus Upstream Smart Prefetch Memory Space is divided into four regions. Regions 1, 2, and 3 (smart prefetchable) are actively decoded. Region 4 (non-smart prefetchable) is the region exclusive of regions 1, 2, and 3 that are decoded by the PCI 6466, where the cycles are passed upstream to the host. The three actively decoded Smart Prefetch regions

require a 64-bit BAR type register for address allocation. The Smart Prefetch Region window size is defined in each region's descriptor register. After one of the Smart Prefetchable regions (1, 2, or 3) is enabled, Region 4 is enabled with the default setting, even though bit 31 of the Region 4 Descriptor register is set to 0. (Refer to Figure 6-2.)

The initiated Smart Prefetch cycle does not prefetch data across the 4-KB boundary. All regions monitor the upstream Write cycles. If a Write cycle occurs in one of the smart prefetched 4-KB data pages, the Write cycle causes that entry to be flushed.

The Smart Prefetch Upstream and Downstream BAR registers for Regions 1, 2, and 3 are located in Extended Configuration register space. The Extended registers can be accessed by writing the 8-bit offset to the Extended Register Index register (EXTRIDX; PCI:D3h), then reading or writing the 32-bit data from or to the Extended Register Data register (EXTRDATA; PCI:D4h). Each Smart Prefetch region has one 8-bit descriptor register to define that region's configuration. (Refer to Table 6-2 on page 6-42 and the registers that follow.)

Base Address registers, used for Address translation, are also located in the Extended Register area (EXT:08h, 09h, and 0Ah to 0Fh). (Refer to Section 6.2.4.13.)



Secondary Bus Address Memory Map

Figure 6-2. Sample Memory Map of Smart Prefetch Upstream Memory, Regions 1 through 4—Non-Transparent Mode

Register 6-222. (EXTRIDX; PCI:D3h) Extended Register Index

Bit	Description	Read	Write	Value after Reset
7:0	Extended Index Address. Extended registers index address.	Yes	Yes	_

Register 6-223. (EXTRDATA; PCI:D4h) Extended Register Data

Bit	Description	Read	Write	Value after Reset
31:0	Extended Register Data. Configuration Write causes the data presented at this port to be written into the register addressed by the Extended Register Index (EXTRIDX; PCI:D3h). Configuration Read causes the data from the register addressed by the Extended Register Index (EXTRIDX; PCI:D3h) to be placed into and read from EXTRDATA.	Yes	Yes	1

Table 6-8. Extended Register Map-Offset from Extended Register Index—Non-Transparent Mode

Extended Register Index	31 24 23 16 15 8 7 0	Writable	Serial EEPROM Writable
00h	32-Bit Sticky 0	Yes	No
01h	32-Bit Sticky 1	Yes	No
02h	32-Bit Sticky 2	Yes	No
03h	32-Bit Sticky 3	Yes	No
04h	32-Bit Sticky 4	Yes	No
05h	32-Bit Sticky 5	Yes	No
06h	32-Bit Sticky 6	Yes	No
07h	32-Bit Sticky 7	Yes	No
08h, 09h	Refer to Table 6-9	Yes	Yes
10h	Region 1 Upstream Lower 32-Bit Smart Prefetch BAR	Yes	No
11h	Region 1 Upstream Upper 32-Bit Smart Prefetch BAR	Yes	No
12h	Region 2 Upstream Lower 32-Bit Smart Prefetch BAR	Yes	No
13h	Region 2 Upstream Upper 32-Bit Smart Prefetch BAR	Yes	No
14h	Region 3 Upstream Lower 32-Bit Smart Prefetch BAR	Yes	No
15h	Region 3 Upstream Upper 32-Bit Smart Prefetch BAR	Yes	No
16h	Region 1 Upstream Smart Prefetch BAR Descriptor	Yes	No
17h	Region 2 Upstream Smart Prefetch BAR Descriptor	Yes	No
18h	Region 3 Upstream Smart Prefetch BAR Descriptor	Yes	No
19h	Region 4 Upstream Smart Prefetch BAR Descriptor	Yes	No
20h	Region 1 Downstream Smart Prefetch BAR Descriptor	Yes	No
21h	Region 2 Downstream Smart Prefetch BAR Descriptor	Yes	No
22h	Region 3 Downstream Smart Prefetch BAR Descriptor	Yes	No
23h	Region 4 Downstream Smart Prefetch BAR Descriptor	Yes	No
0Ah – 0Fh	Refer to Table 6-4	Yes	Yes
1Ah	Region 1 Downstream Lower 32-Bit Smart Prefetch BAR	Yes	No
1Bh	Region 1 Downstream Upper 32-Bit Smart Prefetch BAR	Yes	No
1Ch	Region 2 Downstream Lower 32-Bit Smart Prefetch BAR	Yes	No
1Dh	Region 2 Downstream Upper 32-Bit Smart Prefetch BAR	Yes	No
1Eh	Region 3 Downstream Lower 32-Bit Smart Prefetch BAR	Yes	No
1Fh	Region 3 Downstream Upper 32-Bit Smart Prefetch BAR	Yes	No

Notes: When the serial EEPROM is set to initialize for Universal Non-Transparent mode applications, these registers also activate translation in Universal Transparent mode if PRV_DEV=1. (Refer to Section 7, "Serial EEPROM.")

Refer to the individual register descriptions to determine which bits are writable.

Register 6-224. (SCRATCHx; EXT:00h - 07h) 32-Bit Sticky Scratch

Bit	Description	Read	Write	Value after Reset
31:0	Sticky Scratch. Upon Power Good, the values of these registers are undefined. After Power is Good, P_RSTIN# and/ or S_RSTIN# assertion does not affect their current value.	Yes	Yes	_

Register 6-225. (SPUL32BAR1; EXT:10h) Region 1 Upstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
19:0	Reserved. 1 MB Memory Address boundary resolution. Must be 0.	Yes	Yes	0h
31:20	Region 1 Upstream Lower 32-Bit Address for AD[31:0] of Base Address.	Yes	Yes	0h

Register 6-226. (SPUU32BAR1; EXT:11h) Region 1 Upstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
31:0	Region 1 Upstream Upper 32-Bit Address for AD[63:32] of Base Address.	Yes	Yes	0h

Register 6-227. (SPUL32BAR2; EXT:12h) Region 2 Upstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
19:0	Reserved. 1 MB Memory Address boundary resolution. Must be 0.	Yes	Yes	0h
31:20	Region 2 Upstream Lower 32-Bit Address for AD[31:0] of Base Address.	Yes	Yes	0h

Register 6-228. (SPUU32BAR2; EXT:13h) Region 2 Upstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
31:0	Region 2 Upstream Upper 32-Bit Address for AD[63:32] of Base Address.	Yes	Yes	0h

Register 6-229. (SPUL32BAR3; EXT:14h) Region 3 Upstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
19:0	Reserved. 1 MB Memory Address boundary resolution. Must be 0.	Yes	Yes	0h
31:20	Region 3 Upstream Lower 32-Bit Address for AD[31:0] of Base Address.	Yes	Yes	0h

Register 6-230. (SPUU32BAR3; EXT:15h) Region 3 Upstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
31:0	Region 1 Upstream Upper 32-Bit Address for AD[63:32] of Base Address.	Yes	Yes	0h

Register 6-231. (SPUBARD*x*; EXT:16h – 19h) Regions 1 – 4 Upstream Smart Prefetch BAR Descriptors

Bit	Description	Read	Write	Value after Reset
1:0	Smart Prefetch Discard Timer. Counting begins at end of Initiator access. Values: 00b = 32 clocks 01b = 64 clocks 10b = 128 clocks 11b = 256 clocks	Yes	Yes	00Ь
4:2	Reserved. Must be set to 0.	Yes	No	000b
5	MEMR Command Flow-Through Enable. Values: 0 = Disables MEMR Flow Through, prefetches only up to initial count (default) 1 = Enables MEMR Flow Through, prefetches up to the initial count, then continues to read until initiator disconnects	Yes	Yes	0
8:6	MEMR Command Prefetch Count Multiplier. Values: 000b = Prefetches until end of boundary of one Cache Line block (default) 001b = Prefetches until end of boundary of two Cache Line blocks 010b = Prefetches until end of boundary of four Cache Line blocks 011b = Prefetches until end of boundary of 8 Cache Line blocks 100b = Prefetches until end of boundary of 16 Cache Line blocks 101b, 110b, and 111b = Reserved	Yes	Yes	000Ь
9	MEMRL Command Flow-Through Enable. Values: 0 = Disables MEMRL Flow Through, prefetches only up to initial count (default) 1 = Enables MEMRL Flow Through, prefetches up to the initial count, then continues to read until initiator disconnects	Yes	Yes	0

Register 6-231. (SPUBARDx; EXT:16h – 19h) Regions 1 – 4 Upstream Smart Prefetch BAR Descriptors (Continued)

Bit	Description	Read	Write	Value after Reset
12:10	MEMRL Command Prefetch Count Multiplier. Values: 000b = Prefetches until end of boundary of one Cache Line block (default) 001b = Prefetches until end of boundary of two Cache Line blocks 010b = Prefetches until end of boundary of four Cache Line blocks 011b = Prefetches until end of boundary of 8 Cache Line blocks 100b = Prefetches until end of boundary of 16 Cache Line blocks 101b, 110b, and 111b = Reserved	Yes	Yes	000Ь
13	MEMRM Command Flow-Through Enable. Values: 0 = Disables MEMRM Flow Through, prefetches only up to initial count 1 = Enables MEMRM Flow Through, prefetches up to the initial count, then continues to read until initiator disconnects (default)	Yes	Yes	1
16:14	MEMRM Command Prefetch Count Multiplier. Values: 000b = Prefetches until end of boundary of one Cache Line block 001b = Prefetches until end of boundary of two Cache Line blocks (default) 010b = Prefetches until end of boundary of four Cache Line blocks 011b = Prefetches until end of boundary of 8 Cache Line blocks 100b = Prefetches until end of boundary of 16 Cache Line blocks 101b, 110b, and 111b = Reserved	Yes	Yes	000Ь
17	Smart Prefetch Enable. Values: 0 = Releases entry after initiator completes its cycle (default, no Smart Prefetch function). 1 = Retains entry if data remains after initiator completes its cycle. Data is released if one of the following conditions is met: • Discard Timer expires (SPUBARDx[1:0]) • Upon upstream write, if the Secondary Initial Prefetch Count Primary Write Flush Enable bit is set (SITLPCNT[6]=1; PCI:49h) • Upon upstream write within 4-KB page of the Smart Prefetch region if the Secondary Initial Prefetch Count Secondary Write Flush Enable bit is set (SITLPCNT[7]=1; PCI:49h)	Yes	Yes	0
19:18	Smart Prefetch Region Cache Line Size. Values: 00b = 8 Dwords (default) 01b = 16 Dwords 10b = 32 Dwords 11b = 64 Dwords	Yes	Yes	00b

Register 6-231. (SPUBARD*x*; EXT:16h – 19h) Regions 1 – 4 Upstream Smart Prefetch BAR Descriptors (Continued)

Bit	Description	Read	Write	Value after Reset
20	Smart Prefetch Region Cache Line Size Select. Values: 0 = Uses Cache Line Size register value (PCICLSR; PCI:0Ch)	Yes	Yes	0
23:21	Region 1, 2, and 3 Smart Prefetch BAR Window Size. Values: 000b = 1 MB window (default) 001b = 2 MB window 010b = 4 MB window 011b = 8 MB window 100b = 64 MB window 101b = 128 MB window 111b = 512 MB window 111b = 512 MB window	Yes	Yes	000Ь
25:24	Prefetch Disconnect Policy. Values: 00b = Stops prefetching on the earliest of an initiator or target termination (default) 01b = Ignores initiator termination, then prefetches until requested count is fulfilled, unless target prematurely disconnects 10b = Reserved 11b = Ignores initiator termination, then prefetches until requested count is fulfilled	Yes	Yes	00Ь
30:26	Reserved. Must be set to 0.	Yes	No	0h
31	Smart Prefetch BAR Region Enable. Values: 0 = Disables Smart Prefetch BAR Regions 1, 2, and 3 (default) 1 = Enables Smart Prefetch BAR Regions 1, 2, and 3 Note: Region 4 is automatically enabled (even when value is 0) when Region 1, 2, and/or 3 is enabled.	Yes	Yes	0

Note: The "x" in SPUBARDx represents the Region numbers, 1 through 4 (that is, SPUBARD1 is the register for Region 1, SPUBARD2 is the register for Region 2, and so forth).

Register 6-232. (SPDBARD*x*; EXT:20h – 23h) Regions 1 – 4 Downstream Smart Prefetch BAR Descriptors

Bit	Description	Read	Write	Value after Reset
1:0	Smart Prefetch Discard Timer. Counting begins at end of Initiator access. Values: 00b = 32 clocks 01b = 64 clocks 10b = 128 clocks 11b = 256 clocks	Yes	Yes	00b
4:2	Reserved. Must be set to 0.	Yes	No	000b
5	MEMR Command Flow-Through Enable. Values: 0 = Disables MEMR Flow Through, prefetches only up to initial count (default) 1 = Enables MEMR Flow Through, prefetches up to the initial count, then continues to read until initiator disconnects	Yes	Yes	0
8:6	MEMR Command Prefetch Count Multiplier. Values: 000b = Prefetches until end of boundary of one Cache Line block (default) 001b = Prefetches until end of boundary of two Cache Line blocks 010b = Prefetches until end of boundary of four Cache Line blocks 011b = Prefetches until end of boundary of 8 Cache Line blocks 100b = Prefetches until end of boundary of 16 Cache Line blocks 101b, 110b, and 111b = Reserved	Yes	Yes	000Ь
9	MEMRL Command Flow-Through Enable. Values: 0 = Disables MEMRL Flow Through, prefetches only up to initial count (default) 1 = Enables MEMRL Flow Through, prefetches up to the initial count, then continues to read until initiator disconnects	Yes	Yes	0
12:10	MEMRL Command Prefetch Count Multiplier. Values: 000b = Prefetches until end of boundary of one Cache Line block (default) 001b = Prefetches until end of boundary of two Cache Line blocks 010b = Prefetches until end of boundary of four Cache Line blocks 011b = Prefetches until end of boundary of 8 Cache Line blocks 100b = Prefetches until end of boundary of 16 Cache Line blocks 101b, 110b, and 111b = Reserved	Yes	Yes	000Ь
13	MEMRM Command Flow-Through Enable. Values: 0 = Disables MEMRM Flow Through, prefetches only up to initial count 1 = Enables MEMRM Flow Through, prefetches up to the initial count, then continues to read until initiator disconnects (default)	Yes	Yes	1

Register 6-232. (SPDBARDx; EXT:20h – 23h) Regions 1 – 4 Downstream Smart Prefetch BAR Descriptors (Continued)

Bit	Description	Read	Write	Value after Reset
16:14	MEMRM Command Prefetch Count Multiplier. Values: 000b = Prefetches until end of boundary of one Cache Line block 001b = Prefetches until end of boundary of two Cache Line blocks (default) 010b = Prefetches until end of boundary of four Cache Line blocks 011b = Prefetches until end of boundary of 8 Cache Line blocks 100b = Prefetches until end of boundary of 16 Cache Line blocks 101b, 110b, and 111b = Reserved	Yes	Yes	000Ь
17	Smart Prefetch Enable. Values: 0 = Releases entry after initiator completes its cycle (default, no Smart Prefetch function). 1 = Retains entry if data remains after initiator completes its cycle. Data is released if one of the following conditions is met: • Discard Timer expires (SPUBARDx[1:0]) • Upon downstream write, if the Secondary Initial Prefetch Count Primary Write Flush Enable bit is set (SITLPCNT[6]=1; PCI:49h) • Upon downstream write within 4-KB page of the Smart Prefetch region if the Secondary Initial Prefetch Count Secondary Write Flush Enable bit is set (SITLPCNT[7]=1; PCI:49h)	Yes	Yes	0
19:18	Smart Prefetch Region Cache Line Size. Values: 00b = 8 Dwords (default) 01b = 16 Dwords 10b = 32 Dwords 11b = 64 Dwords	Yes	Yes	00b
20	Smart Prefetch Region Cache Line Size Select. Values: 0 = Uses Cache Line Size register value (PCICLSR; PCI:0Ch) (default) 1 = Uses Cache Line Size defined in SPUBARDx[19:18]	Yes	Yes	0
23:21	Region 1, 2, and 3 Smart Prefetch BAR Window Size. Values: 000b = 1 MB window (default) 001b = 2 MB window 010b = 4 MB window 011b = 8 MB window 100b = 64 MB window 101b = 128 MB window 111b = 256 MB window 111b = 512 MB window	Yes	Yes	000b

Register 6-232. (SPDBARD*x*; EXT:20h – 23h) Regions 1 – 4 Downstream Smart Prefetch BAR Descriptors (Continued)

Bit	Description	Read	Write	Value after Reset
25:24	Prefetch Disconnect Policy. Values: 00b = Stops prefetching on the earliest of an initiator or target termination (default) 01b = Ignores initiator termination, then prefetches until requested count is fulfilled, unless target prematurely disconnects 10b = Reserved	Yes	Yes	00b
30:26	11b = Ignores initiator termination, then prefetches until requested count is fulfilled Reserved. Must be set to 0.	Yes	No	0h
31	Smart Prefetch BAR Region Enable. Values: 0 = Disables Smart Prefetch BAR Regions 1, 2, and 3 (default) 1 = Enables Smart Prefetch BAR Regions 1, 2, and 3 Note: Region 4 is automatically enabled (although value)	Yes	Yes	0
	is 0) when Region 1, 2, and/or 3 is enabled.			

Note: The "x" in SPDBARDx represents the Region numbers, 1 through 4 (that is, SPDBARD1 is the register for Region 1, SPDBARD2 is the register for Region 2, and so forth).

Register 6-233. (SPDL32BAR1; EXT:10h) Region 1 Downstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
19:0	Reserved. 1 MB Memory Address boundary resolution. Must be 0.	Yes	Yes	0h
31:20	Region 1 Downstream Lower 32-Bit Address for AD[31:0] of Base Address.	Yes	Yes	0h

Register 6-234. (SPDU32BAR1; EXT:11h) Region 1 Downstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
31:0	Region 1 Downstream Upper 32-Bit Address for AD[63:32] of Base Address.	Yes	Yes	0h

Register 6-235. (SPDL32BAR2; EXT:12h) Region 2 Downstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
19:0	Reserved. 1 MB Memory Address boundary resolution. Must be 0.	Yes	Yes	0h
31:20	Region 2 Downstream Lower 32-Bit Address for AD[31:0] of Base Address.	Yes	Yes	0h

Register 6-236. (SPDU32BAR2; EXT:13h) Region 2 Downstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
31:0	Region 2 Downstream Upper 32-Bit Address for AD[63:32] of Base Address.	Yes	Yes	0h

Register 6-237. (SPDL32BAR3; EXT:14h) Region 3 Downstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
19:0	Reserved. 1 MB Memory Address boundary resolution. Must be 0.	Yes	Yes	0h
31:20	Region 3 Downstream Lower 32-Bit Address for AD[31:0] of Base Address.	Yes	Yes	0h

Register 6-238. (SPDU32BAR3; EXT:15h) Region 3 Downstream Lower 32-Bit Smart Prefetch BAR

Bit	Description	Read	Write	Value after Reset
31:0	Region 1 Downstream Upper 32-Bit Address for AD[63:32] of Base Address.	Yes	Yes	0h

6.2.4.13 Address Translation Control

When using the PCI 6466 in standard Non-Transparent mode, the Address Translation Control registers should remain in the default state. These registers are used only when address translation is required in Non-Transparent mode. (Refer to Section 9.7.3, "Non-Transparent Mode Address Translation," for further details.)

The Address Translation Enable Control bits enable or disable only the Address Translation functions. These bits do not control whether the Memory window is open. Take care to ensure that there is a valid Memory window in the memory map of the host on that port.

These registers are accessible only by reading/writing through the Extended Register Index and Data registers (EXTRIDX; PCI:D3h and EXTRDATA; PCI:D4h, respectively).

Table 6-9. Extended Register Map (Used in Non-Transparent Address Translation)— Offset from Extended Register Index

Extended Register Index	31 24	23 16	15 8	7 0	Writable	Serial EEPROM Writable
08h		Upstream BAR 0 T	ranslation Address		Yes	Yes
09h		Upstream BAR 1 T	ranslation Address		Yes	Yes
0Ah	Upstream BA	R 2 or Upstream BAR	1 Upper 32 Bits Trans	lation Address	Yes	Yes
0Bh	Upstream Translation Enable	Upstream BAR 2 Translation Mask	Upstream BAR 1 Translation Mask	Upstream BAR 0 Translation Mask	Yes	Yes
0Ch	Downstream BAR 0 Translation Address		Yes	Yes		
0Dh		Downstream BAR 1	Translation Address		Yes	Yes
0Eh	Downstream BA	R 2 or Downstream BA	AR 1 Upper 32 Bits Tra	anslation Address	Yes	Yes
0Fh	Downstream Translation Enable	Downstream BAR 2 Translation Mask	Downstream BAR 1 Translation Mask	Downstream BAR 0 Translation Mask	Yes	Yes

Note: When the serial EEPROM is set to initialize for Universal Non-Transparent mode applications, these registers also activate translation in Universal Transparent mode if PRV_DEV=1. (Refer to Section 9.7.2, "Transparent Mode Address Translation," on page 9-6 and Section 9.7.3, "Non-Transparent Mode Address Translation," on page 9-11 for further details.)

Register 6-239. (UPSTNBAR0; EXT:08h) Upstream BAR 0 Translation Address

Bit	Description	Read	Write	Value after Reset
31:0	Upstream BAR 0 Translation Address. Bits [11:0] are Read-Only, and always 0. Only Address bits [31:12] are translated. Lower Address bits are passed.	Yes	Yes [31:12]; Serial	0h
	Note: Translation address must align with the Window Size boundary.	EEPRO	EEPROM	

Register 6-240. (UPSTNBAR1; EXT:09h) Upstream BAR 1 Translation Address

Bit	Description	Read	Write	Value after Reset
31:0	Upstream BAR 1 Translation Address. Bits [19:0] are Read-Only, and always 0. Only Address bits [31:20] are translated. Lower Address bits are passed. Note: Translation address must align with the Window	re Yes	Yes [31:20]; Serial EEPROM	0h
	Size boundary.			

Register 6-241. (UPSTNBAR2; EXT:0Ah) Upstream BAR 2 Translation Address or Upstream BAR 1 Upper 32 Bits

Bit	Description	Read	Write	Value after Reset
31:0	Upstream BAR 2 Translation Address or Upstream BAR 1 Upper 32 Bits. Bits [11:0] are Read-Only, and always 0. Only Address bits [31:12] are translated. Lower Address bits are passed. If PCIUBAR1 is configured as a 64-bit BAR (UPSBAR1MSK[14]=1; EXT:0Bh), then UPSTNBAR2 contains the upper 32 bits of the BAR 1 Translation address. Note: Translation address must align with the Window Size boundary.	Yes	Yes [31:12]; Serial EEPROM	Oh

Register 6-242. (UPSBAR0MSK; EXT:0Bh) Upstream BAR 0 Translation Mask

Bit	Description	Read	Write	Value after Reset
4:0	Address Mask MSB Position. Number of Local Address bits for BAR 0 mask.	Yes	Yes; Serial EEPROM	1Fh
5	Reserved.	Yes	No	0
6	BAR Type. Values: 0 = BAR 0 points to I/O space 1 = BAR 0 points to Memory space	Yes	Yes; Serial EEPROM	0
7	Prefetchable. Values: 0 = Region pointed to by BAR 0 is not prefetchable 1 = Region pointed to by BAR 0 is in a Prefetchable Memory region	Yes	Yes; Serial EEPROM	0

Register 6-243. (UPSBAR1MSK; EXT:0Bh) Upstream BAR 1 Translation Mask

Bit	Description	Read	Write	Value after Reset
13:8	Address Mask MSB Position. Number of Local Address bits for BAR 1 mask.	Yes	Yes; Serial EEPROM	3Fh
14	BAR Type. Values: 0 = BAR 1 is a 32-bit BAR 1 = BAR 1 is a 64-bit BAR	Yes	Yes; Serial EEPROM	0
15	Prefetchable. Values: 0 = Region pointed to by BAR 1 is not prefetchable 1 = Region pointed to by BAR 1 is in a Prefetchable Memory region	Yes	Yes; Serial EEPROM	0

Register 6-244. (UPSBAR2MSK; EXT:0Bh) Upstream BAR 2 Translation Mask

Bit	Description	Read	Write	Value after Reset
20:16	Address Mask MSB Position. Number of Local Address bits for BAR 2 mask.	Yes	Yes; Serial EEPROM	1Fh
22:21	Reserved.	Yes	No	00b
23	Prefetchable. Values: 0 = Region pointed to by BAR 2 is not prefetchable 1 = Region pointed to by BAR 2 is in a Prefetchable Memory region	Yes	Yes; Serial EEPROM	0

Register 6-245. (UPSTNE; EXT:0Bh) Upstream Translation Enable

Bit	Description	Read	Write	Value after Reset
24	Upstream BAR 0 Enable. If set to 1, address translation using BAR 0 is enabled.	Yes	Yes; Serial EEPROM	0
25	Upstream BAR 1 Enable. If set to 1, address translation using BAR 1 is enabled.	Yes	Yes; Serial EEPROM	0
26	Upstream BAR 2 Enable. If set to 1, address translation using BAR 2 is enabled.	Yes	Yes; Serial EEPROM	0
30:27	Reserved.	Yes	No	0h
31	S_PORT_READY. Set by the secondary port master upon completion of secondary port initialization. Bit is cleared upon S_RSTIN# assertion. When P_BOOT=0 (secondary port retains boot priority), the primary port master access to PCI Standard BAR configurations at offsets 10h to 1Bh is Retried until the S_PORT_READY bit is set. When P_BOOT=0 and bit is 0, cross-bridge traffic initiated by primary port is returned with Retry. S_PORT_READY mechanism does not have the above effect if the special fixed-size cross-bridge communication window is enabled by setting the XB_MEM input to 1.	Yes	Yes; Serial EEPROM	_

Register 6-246. (DWNTNBAR0; EXT:0Ch) Downstream BAR 0 Translation Address

Bit	Description	Read	Write	Value after Reset
31:0	Downstream BAR 0 Translation Address. Bits [11:0] are Read-Only, and always 0. Only Address bits [31:12] are translated. Lower Address bits are passed. Note: Translation address must align with the Window Size boundary.	Yes	Yes [31:12]; Serial EEPROM	0h

Register 6-247. (DWNTNBAR1; EXT:0Dh) Downstream BAR 1 Translation Address

Bit	Description	Read	Write	Value after Reset
31:0	Downstream BAR 1 Translation Address. Bits [19:0] are Read-Only, and always 0. Only Address bits [31:20] are translated. Lower Address bits are passed. Note: Translation address must align with the Window Size boundary.	Yes	Yes [31:20]; Serial EEPROM	0h

Register 6-248. (DWNTNBAR2; EXT:0Eh) Downstream BAR 2 or Downstream Memory BAR 1 Upper 32 Bits Translation Address

Bit	Description	Read	Write	Value after Reset
31:0	Downstream BAR 2 or Downstream Memory BAR 1 Upper 32 Bits Translation Address. Bits [11:0] are Read-Only and always 0. Only Address bits [31:12] are translated. Lower Address bits are passed. If PCIBAR1 is configured as a 64-bit BAR (DWNBAR1MSK[14]=1; EXT:0Fh), then DWNTNBAR2 contains the upper 32 bits of the BAR 1 Translation address. Note: Translation address must align with the Window Size boundary.	Yes	Yes [31:12]; Serial EEPROM	Oh

Register 6-249. (DWNBAR0MSK; EXT:0Fh) Downstream BAR 0 Translation Mask

Bit	Description	Read	Write	Value after Reset
4:0	Address Mask MSB Position. Number of Local Address bits for BAR 0 mask.	Yes	Yes; Serial EEPROM	1Fh
5	Reserved.	Yes	No	0
6	BAR Type. Values: 0 = BAR 0 points to Memory space 1 = BAR 0 points to I/O space	Yes	Yes; Serial EEPROM	0
7	Prefetchable. Values: 0 = Region pointed to by BAR 0 is not prefetchable 1 = Region pointed to by BAR 0 is in a Prefetchable Memory region	Yes	Yes; Serial EEPROM	0

Register 6-250. (DWNBAR1MSK; EXT:0Fh) Downstream BAR 1 Translation Mask

Bit	Description	Read	Write	Value after Reset
13:8	Address Map MSB Position. Number of Local Address bits for BAR 1 mask.	Yes	Yes; Serial EEPROM	3Fh
14	BAR Type. Values: 0 = BAR 1 is a 32-bit BAR 1 = BAR 1 is a 64-bit BAR	Yes	Yes; Serial EEPROM	0
15	Prefetchable. Values: 0 = Region pointed to by BAR 1 is not prefetchable 1 = Region pointed to by BAR 1 is in a Prefetchable Memory region	Yes	Yes; Serial EEPROM	0

Register 6-251. (DWNBAR2MSK; EXT:0Fh) Downstream BAR 2 Translation Mask

Bit	Description	Read	Write	Value after Reset
20:16	Address Mask MSB Position. Number of Local Address bits for BAR 2 mask.	Yes	Yes; Serial EEPROM	1Fh
22:21	Reserved.	Yes	No	00b
23	Prefetchable. Values: 0 = Region pointed to by BAR 2 is not prefetchable 1 = Region pointed to by BAR 2 is in a Prefetchable Memory region	Yes	Yes; Serial EEPROM	0

Register 6-252. (DWNTNE; EXT:0Fh) Downstream Translation Enable

Bit	Description	Read	Write	Value after Reset
24	Downstream BAR 0 Enable. If set to 1, address translation using BAR 0 is enabled.	Yes	Yes; Serial EEPROM	0
25	Downstream BAR 1 Enable. If set to 1, address translation using BAR 1 is enabled.	Yes	Yes; Serial EEPROM	0
26	Downstream BAR 2 Enable. If set to 1, address translation using BAR 2 is enabled.	Yes	Yes; Serial EEPROM	0
30:27	Reserved.	Yes	No	0h
31	P_PORT_READY. Upon P_RSTIN# assertion, bit is cleared. Set by the primary port master upon completion of primary port initialization. When P_BOOT=1 (primary port retains boot priority), the secondary port master access to PCI Standard BAR configurations at 10h to 1Bh is Retried until the P_PORT_READY bit is set. When P_BOOT=0 and bit is 0, cross-bridge traffic initiated by secondary port is returned with Retry. P_PORT_READY mechanism does not have the above effect if the special fixed-size cross-bridge communication window is enabled by setting the XB_MEM input to 1.	Yes	Yes; Serial EEPROM	_

6.2.4.14 Chip, Diagnostic, and Arbiter Control

Register 6-253. (CCNTRL; PCI:D8h) Chip Control

Bit	Description	Read	Write	Value after Reset
0	Non-Transparent Configuration Semaphore Mechanism Status. Software can check the Non-Transparent Configuration semaphore mechanism status by way of this bit without taking ownership.	Yes	No	0
1	Memory Write Disconnect Control. Controls when PCI 6466, as a target, Disconnects Memory transactions. Values: 0 = Disconnects on queue full or on a 4-KB boundary 1 = Disconnects on a Cache Line boundary, when the queue fills or on a 4-KB boundary	Yes	Yes	0
2	Cross-Bridge Memory Window Enable (Non-Transparent Mode). When bit is 1, PCI 6466 automatically claims 16 MB of Memory space. This allows boot-up of the Low-Priority Boot port to proceed without waiting for the Priority Boot port to program the corresponding Memory BARs. If bit is 1, the P_PORT_READY or S_PORT_READY mechanism is not relevant and access to BARs is not Retried.	Yes	Yes	XB_MEM
	Note: Although the default claims 16 MB, the BARs can be changed by serial EEPROM or software to change the window size.			
3	Reserved.	Yes	No	0
4	Secondary Bus Prefetch Disable. Controls PCI 6466 ability to prefetch during upstream Memory Read transactions. Values: 0 = Prefetches and does not forward Byte Enables during Memory Read transactions. 1 = Requests only 1 Dword from the target during Memory Read transactions and forwards Byte Enables. PCI 6466 returns a Target Disconnect to the requesting master on the first Data transfer. Memory Read Line and Memory Read Multiple transactions remain prefetchable.	Yes	Yes	0
5	Reserved.	Yes	No	0
6	Transparent Access. Enables access to Shadow registers (which are also Transparent Mode registers) 44h to 5Fh when operating in Non-Transparent mode. Note: Must be set to 1 to enable access to the Arbiter Control register (ACNTRL; PCI:DAh). Can be set at the same time as the ACNTRL register. Therefore, to set CCNTRL[6] by a Configuration Write command, use the same command to set ACNTRL.	Yes	Yes	0
7	Reserved.	Yes	No	0

Register 6-254. (DCNTRL; PCI:D9h) Diagnostic Control

Bit	Description	Read	Write	Value after Reset
0	Chip Reset. Chip and secondary bus reset. Setting bit activates full chip reset, asserts S_RSTOUT#, and forces the Bridge Control register Secondary Reset bit to be set (BCNTRL[6]=1; PCI:42h Shadow register). After resetting the PCI 6466 registers, this bit is cleared; however, BCNTRL[6] remains set to 1. Writing 0 has no effect.	Yes	Yes	0
2:1	Reserved and must be set to 00b.	Yes	Yes	00b
3	Secondary Reset Output Mask. Values: 0 = P_RSTIN# assertion causes S_RSTOUT# assertion. 1 = P_RSTIN# assertion does not cause S_RSTOUT# assertion. P_RSTIN# assertion does not reset the primary port control logic state machines. Power not Good (PWRGD=0) clears bit to 0.	Yes	Yes	0
4	Primary Reset Output Mask. Values: 0 = S_RSTIN# assertion causes P_RSTOUT# assertion 1 = S_RSTIN# assertion does not cause P_RSTOUT# assertion Power not Good (PWRGD=0) clears bit to 0.	Yes	Yes	_
5	Primary Reset. Forces P_RSTOUT# assertion on primary interface. Values: 0 = Does not force P_RSTOUT# assertion 1 = Forces assertion of 0 at P_RSTOUT# pin Note: The Secondary Reset bit is in Bridge Control register (BCNTRL[6]; PCI:42h Shadow register).	Yes	Yes	0
7:6	Reserved.	Yes	No	00b

Register 6-255. (ACNTRL; PCI:DAh) Arbiter Control

Bit	Description	Read	Write	Value after Reset
7:0	Arbiter Control. Each bit controls whether a secondary bus master is assigned to the high- or low-priority group. Bits correspond to request inputs S_REQ[7:0]#, respectively. Value of 1h assigns the bus master to the high-priority group.	Yes	Only if CCNTRL[6]=1	0h
8	Reserved.	Yes	Only if CCNTRL[6]=1	0
9	PCI 6466 Priority. Defines whether PCI 6466 secondary port is in the high- or low-priority group. Values: 0 = Low-priority group 1 = High-priority group	Yes	Only if CCNTRL[6]=1	1
15:10	Reserved.	Yes	No	0h

Note: The Chip Control register Transparent Access bit must be set to 1 to enable access to the ACNTRL register (CCNTRL[6]=1; PCI:D8h). Otherwise, ACNTRL is Read-Only. Can be set at the same time as the CCNTRL[6]. Therefore, to set ACNTRL by a Configuration Write command, use the same command to set CCNTRL[6].

6.2.4.15 Power Management Capability

Specific bits in the PMC; PCI:DEh, PMCDATA; PCI:E3h, and PMCSR; PCI:E0h Power Management registers are normally Read-Only. However, their default values can be changed by firmware or software by setting the Read-Only Registers Write Enable bit

(HSSRRC[7]=1; PCI:9Ch). After modifying these registers, the Write Enable bit must be cleared to preserve the Read-Only nature of these registers. It should be noted that the HSSRRC[7] state does *not* affect Write accesses to PMCSR[15, 8].

Register 6-256. (PMCAPID; PCI:DCh) Power Management Capability ID

Bit	Description	Read	Write	Value after Reset
7:0	Power Management Capability ID. PCI-SIG-issued Capability ID for Power Management is 01h.	Yes	No	01h

Register 6-257. (PMNEXT; PCI:DDh) Power Management Next Capability Pointer

Bit	Description	Read	Write	Value after Reset
7:0	Next_Cap Pointer. Provides an offset into PCI Configuration space for the Hot Swap capability location in the New Capabilities Linked List.	Yes	No	E4h

Register 6-258. (PMC; PCI:DEh) Power Management Capabilities

Bit	Description	Read	Write	Value after Reset
2:0	Version. Set to 001b, indicating that this function complies with <i>PCI Power Mgmt. r1.1</i> .	Yes	Only if HSSRRC[7]=1; Serial EEPROM	001b
3	PME Clock. Because PCI 6466 does not require the PCI clock for PME#, set this bit to 0.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	0
4	Auxiliary Power Source. Because PCI 6466 does not support PME# while in a D _{3cold} state, this bit is always set to 0.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	0
5	Device-Specific Initialization (DSI). Returns 0, indicating PCI 6466 does not require special initialization.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	0
8:6	Reserved.	Yes	No	000b
9	D ₁ Support. Returns 1, indicating that PCI 6466 supports the D ₁ device power state	Yes	Only if HSSRRC[7]=1; Serial EEPROM	1
10	D₂ Support. Returns 1, indicating that PCI 6466 supports the D ₂ device power state	Yes	Only if HSSRRC[7]=1; Serial EEPROM	1
15:11	PME Support. Values: XXXX1b = PME# asserted from D ₀ XXX1Xb = PME# asserted from D ₁ XX1XXb = PME# asserted from D ₂ X1XXXb = PME# asserted from D _{3hot} 1XXXXb = PME# asserted from D _{3cold}	Yes	Only if HSSRRC[7]=1; Serial EEPROM	01111b

Register 6-259. (PMCSR; PCI:E0h) Power Management Control/Status

Bit	Description	Read	Write	Value after Reset
1:0	Power State. Used to determine the current power state of a function and to set the function into a new power state. Values: 00b = D ₀ (default) 01b = D ₁ ; valid only if PMC[9]=1; PCI:DEh 10b = D ₂ ; valid only if PMC[10]=1; PCI:DEh 11b = D _{3hot} ; if BPCC_EN=1, S_CLKO[4:0] are stopped	Yes	Yes; Serial EEPROM	00Ь
7:2	Reserved.	Yes	No	0h
8	PME Enable. Enables the PME# output pin. Values: 0 = PME# output disabled 1 = PME# output enabled Note: In Transparent mode, P_PME# and S_PME# should be pulled high and not used. PME# output is always P_PME#. In Non-Transparent mode, the PME# output is either P_PME# or S_PME#, depending on the P_BOOT value.	Yes	Yes; Serial EEPROM	0
12:9	Data Select. Returns 0h, indicating PCI 6466 does not return dynamic data.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	0h
14:13	Data Scale. Returns 00b when read. PCI 6466 does not return dynamic data.	Yes	No	00b
15	PME Status. Set to 0, because PCI 6466 does not support PME# signaling.	Yes	Yes; Serial EEPROM	0

Register 6-260. (PMCSR_BSE; PCI:E2h) PMCSR Bridge Supports Extensions

Bit	Description	Read	Write	Value after Reset
5:0	Reserved.	Yes	No	0h
6	B ₂ /B ₃ Support for D _{3hot} . Reflects the BPCC_EN input pin state. Value of 1 indicates that when the PCI 6466 is programmed to D _{3hot} state, the secondary bus clock is stopped.	Yes	No	_
7	Bus Power Control Enable. Reflects the BPCC_EN input pin state. Value of 1 indicates that the secondary bus Power Management state follows that of the PCI 6466, with one exception—D _{3hot} .	Yes	No	_

Register 6-261. (PMCDATA; PCI:E3h) Power Management Data

Bit	Description	Read	Write	Value after Reset
7:0	Power Management Data. Serial EEPROM or Read-Only Register (ROR) Write controlled loadable, but Read-Only during normal operation.	Yes	Only if HSSRRC[7]=1; Serial EEPROM	0h

6.2.4.16 Hot Swap Capability

Register 6-262. (HS_CNTL; PCI:E4h) Hot Swap Control

Bit	Description	Read	Write	Value after Reset
7:0	Hot Swap Capability ID. PCI-SIG-issued Capability ID for Hot Swap is 06h.	Yes	No	06h

Register 6-263. (HS_NEXT; PCI:E5h) Hot Swap Next Capability Pointer

Bit	Description	Read	Write	Value after Reset
7:0	Next_Cap Pointer. Provides an offset into PCI Configuration space for the VPD capability location in the New Capabilities Linked List.	Yes	No	E8h

Register 6-264. (HS_CSR; PCI:E6h) Hot Swap Control/Status

Bit	Description	Read	Write	Value after Reset
0	Device Hiding Arm (DHA). DHA is set to 1 by hardware when the Hot Swap port PCI RSTIN# becomes inactive and the handle switch remains unlocked. Handle locking clears this bit. Values: 0 = Disarm Device Hiding 1 = Arm Device Hiding	Yes	Yes	0
1	ENUM# Mask Status (EIM). Enables or disables ENUM# assertion. Values: 0 = Enables ENUM# assertion 1 = Masks ENUM# assertion	Yes	Yes	0
2	Pending INSert or EXTract (PIE). Set when INS or EXT is 1 or INS is armed (write 1 to EXT bit). Values: 0 = Neither is pending 1 = Insertion or extraction is in progress	Yes	No	_
3	LED Status (LOO). Indicates whether LED is ON or OFF. Values: 0 = LED is OFF 1 = LED is ON	Yes	Yes	0
5:4	Programming Interface (PI). Hardcoded at 01b—INS, EST, LOO, EIM, PIE, and Device Hiding supported. Upon RSTIN# assertion, the PCI 6466 turns ON the LED. After RSTIN# de-assertion, the LED remains ON until the eject switch (handle) is closed, then the PCI 6466 turns OFF the LED.	Yes	No	01b
6	Extraction State (EXT). Set by hardware, when the ejector handle is unlocked and INS=0.	Yes	Yes/Clr	_
7	Insertion State (INS). Set by hardware when the Hot Swap port RSTIN# is de-asserted, serial EEPROM autoload is completed, and ejector handle is locked. Writing 1 to EXT bit also arms INS.	Yes	Yes/Clr	_
15:8	Reserved.	Yes	No	0h

6.2.4.17 VPD Capability

Register 6-265. (PVPDID; PCI:E8h) Vital Product Data Capability ID

Bit	Description	Read	Write	Value after Reset
7:0	Vital Product Data Capability ID. PCI-SIG-issued Capability ID for VPD is 03h.	Yes	No	03h

Register 6-266. (PVPD_NEXT; PCI:E9h) Vital Product Data Next Capability Pointer

Bit	Description	Read	Write	Value after Reset
7:0	Next_Cap Pointer. Provides offset into PCI Configuration space for the Next Capability location in the New Capabilities Linked List (F0h). Note: The PCI 6466 contains PCI-X Extended registers (one of which is at offset F0h); however, these registers are not supported in this version of the product.	Yes	No	F0h

Register 6-267. (PVPDAD; PCI:EAh) Vital Product Data Address

Bit	Description	Read	Write	Value after Reset
1:0	Reserved.	Yes	No	00b
7:2	VPD Address. Offset into the serial EEPROM to location where data is written and read. PCI 6466 accesses the serial EEPROM at address PVPDAD[7:2]+40h. The 40h offset ensures that VPD accesses do not overwrite the PCI 6466 serial EEPROM Configuration data stored in serial EEPROM locations 00h to 3Fh.	Yes	Yes	0h
14:8	Reserved.	Yes	No	0h
15	VPD Operation. Writing 0 to this bit generates a Read cycle from the serial EEPROM at the VPD address specified in PVPDAD[7:2]. Bit remains at logic 0 until the serial EEPROM cycle is finished, then set to 1. Data for reads is available in the VPD Data register (PVPDATA; PCI:ECh). Writing 1 to this bit generates a Write cycle to the serial EEPROM at the VPD address specified in PVPDAD[7:2]. This bit remains at logic 1, until the serial EEPROM cycle is finished, then cleared to 0. Place Write data into the VPD Data register.	Yes	Yes	0

Register 6-268. (PVPDATA; PCI:ECh) VPD Data

Bit	Description	Read	Write	Value after Reset
31:0	VPD Data (Serial EEPROM Data). The least significant byte of this register corresponds to the byte of VPD at the address specified by the VPD Address register (PVPDAD[7:2]; PCI:EAh). Data is read from or written to PVPDATA, using standard Configuration accesses.	Yes	Yes	0h

7 SERIAL EEPROM

This section describes information specific to the PCI 6466 serial EEPROM interface and use—access, Autoload mode, Universal Non-Transparent mode groups, and data structure.

7.1 OVERVIEW

Important Note: Erroneous serial EEPROM data can cause the PCI 6466 to lock the system. Provide an optional switch or jumper to disable the serial EEPROM in board designs.

The PCI 6466 provides a two-wire interface to a serial EEPROM device. The interface can control an ISSI IS24C02 or compatible part, which is organized as 256 x 8 bits. The serial EEPROM is used to initialize the internal PCI 6466 registers, and alleviates the need for user software to configure the PCI 6466. If a programmed serial EEPROM is connected, the PCI 6466 automatically loads data from the serial EEPROM after P_RSTIN# de-assertion.

The serial EEPROM data structure is defined in Section 7.5.1. The serial EEPROM interface is organized on a 16-bit base in Little Endian format, and the PCI 6466 supplies a 7-bit serial EEPROM Word address.

The following pins are used for the serial EEPROM interface:

- EEPCLK—Serial EEPROM clock output
- EEPDATA—Serial EEPROM bi-directional serial data

Note: The PCI 6466 does **not** control the serial EEPROM A0 to A2 address inputs. It can only access serial EEPROM addresses set to 0.

7.2 SERIAL EEPROM ACCESS

The PCI 6466 can access the serial EEPROM on a Word basis, using the hardware sequencer. Users access one Word data by way of the PCI 6466 Serial EEPROM Control register:

- Serial EEPROM Start/Read/Write Control (EEPCNTRL; PCI:54h)
- Serial EEPROM Address (EEPADDR; PCI:55h)
- Serial EEPROM Data (EEPDATA; PCI:56h)

Note: In Non-Transparent mode, serial EEPROM access is not supported from the secondary bus.

Before each access, software should check the Auto Mode Cycle in Progress status (EEPCNTRL[0]; PCI:54h, same bit as Start) before issuing the next Start. The following is the general procedure for Read/Write Serial EEPROM accesses:

- 1. Program the Serial EEPROM Address register (EEPADDR; PCI:55h) with the Word address.
- 2. **Writes**—Program Word data to the Serial EEPROM Data register (EEPDATA; PCI:56h).

Reads—Proceed to the next step.

 Writes—Set the Serial EEPROM Command and Start bits (EEPCNTRL[1:0]=11b; PCI:54h, respectively) to start the Serial EEPROM Sequencer.

Reads—Set the Start bit (EEPCNTRL[1:0]=01b; PCI:54h) to start the Serial EEPROM Sequencer.

4. When the serial EEPROM read/write is complete, as indicated by the bit value of 0 (Serial EEPROM Control register, EEPCNTRL[0]=0; PCI:54h):

Writes—Data was successfully written to the serial EEPROM.

Reads—Data was loaded into the Serial EEPROM Data register (EEPDATA; PCI:56h) by the serial EEPROM sequencer.

7.3 SERIAL EEPROM AUTOLOAD MODE AT RESET

Upon PWRGD or P_RSTIN# going high (whichever occurs later), the PCI 6466 autoloads the serial EEPROM data into the internal PCI 6466 registers.

The PCI 6466 initially reads the first offset in the serial EEPROM, which should contain a valid signature value of 1516h. If the signature is correct, register autoload commences immediately commences after reset. During autoload, the PCI 6466 reads sequential words from the serial EEPROM and writes to the appropriate registers. If a blank serial EEPROM is connected, the PCI 6466 stops loading the serial EEPROM contents after reading the first word, as the serial EEPROM is connected, the PCI 6466 also stops loading the serial EEPROM contents after attempting to read the first word.

7.4 UNIVERSAL NON-TRANSPARENT MODE GROUPS

Serial EEPROM data in Group 4 is loaded when the Serial EEPROM register (Byte address at offset 02h) bits [4:1]=0111b. Serial EEPROM data in Group 5 can be autoloaded only when bits [4:1]=1111b and one of the following conditions is met:


- PCI 6466 is in Transparent mode with pin PRV DEV=1, or
- PCI 6466 is in Non-Transparent mode

Caution: If Group 5 data is not needed in Transparent mode with PRV_DEV=1, program Group 5 locations in the serial EEPROM to default values.

7.5 SERIAL EEPROM DATA STRUCTURE

Following reset and the previously described conditions, the PCI 6466 autoloads the registers with serial EEPROM data. Figure 7-1 illustrates the serial EEPROM data structure.

The PCI 6466 accesses the serial EEPROM, one word at a time. It is important to note that in the Data phase, bit orders are the reverse of that in the Address phase. The PCI 6466 supports only Serial EEPROM Device Address 0.






Figure 7-1. Serial EEPROM Data Structure

7.5.1 Serial EEPROM Address and Corresponding PCI 6466 Registers

Table 7-1. Serial EEPROM Address and Corresponding PCI 6466 Registers

Serial EEPROM Byte Address	PCI Configuration Offset	Description		
00h – 01h	_	Serial EEPROM Signature. Autoload proceeds only if it reads a value of 1516h on the first word loaded. Value: 1516h = Valid signature; otherwise, disables autoloading.		
02h	_	Region Enable. Enables or disables certain regions of the PCI Configuration space from beir loaded from the serial EEPROM. Valid combinations are: Bit 0 = Reserved. Bits [4:1] = 0000b = Stops autoload at serial EEPROM offset 03h = Group 1. 0001b = Stops autoload at serial EEPROM offset 13h = Group 2. 0011b = Stops autoload at serial EEPROM offset 23h = Group 3. 0111b = Stops autoload at serial EEPROM offset 27h = Group 4. 1111b = Autoloads all serial EEPROM loadable registers = Group 5. Other combinations are undefined. Bits [7:5] = Reserved.		
03h	_	Enable Miscellaneous Functions. Bits [7:0] = Reserved.		
		End of Group 1		
04h – 05h	00h – 01h	Vendor ID (PCIIDR[15:0]).		
06h – 07h	02h – 03h	Transparent Device ID (PCIIDR[31:16]). Non-Transparent Device ID = Transparent ID with inverted bit 0.		
08h	_	Reserved.		
09h	09h	Transparent Mode Class Code. Contains low byte of Class Code register (PCICCR[7:0]).		
0Ah – 0Bh	0Ah – 0Bh	Transparent Mode Class Code Higher Bytes. Contains upper bytes of Class Code register (PCICCR[23:8]).		
0Ch	0Eh	Transparent Header Type (PCIHTR).		
0Dh	09h	Non-Transparent Mode Class Code. Contains low byte of Class Code register (PCICCR[7:0]).		
0Eh – 0Fh	0Ah – 0Bh	Non-Transparent Mode Class Code Higher Bytes. Contains upper bytes of Class Code register (PCICCR[23:8]).		
10h	0Eh	Non-Transparent Header Type (PCIHTR).		
11h	0Fh	Built-In Self Test (BIST) (PCIBISTR). Not supported. Set to 0.		
12h – 13h	50h	Internal Arbiter Control (IACNTRL).		
		End of Group 2		
14h	44h	Primary Flow-Through Control (PFTCR).		
15h	45h	Timeout Control (TOCNTRL).		
16h – 17h	46h – 47h	Miscellaneous Options (MSCOPT).		
18h	48h	Primary Initial Prefetch Count (PITLPCNT).		
19h	49h	Secondary Initial Prefetch Count (SITLPCNT).		
1Ah	4Ah	Primary Incremental Prefetch Count (PINCPCNT).		
1Bh	4Bh	Secondary Incremental Prefetch Count (SINCPCNT).		
1Ch	4Ch	Primary Maximum Prefetch Count (PMAXCNT).		
1Dh	4Dh	Secondary Maximum Prefetch Count (SMAXCNT).		
1Eh	4Eh	Secondary Flow-Through Control (SFTCR).		
1Fh	E3h	Power Management Data (PMCDATA).		

Table 7-1. Serial EEPROM Address and Corresponding PCI 6466 Registers (Continued)

Serial EEPROM Byte Address	PCI Configuration Offset	Description		
20h – 21h	E0h	Power Management Control/Status (PMCSR).		
22h – 23h	DEh	Power Management Capabilities (PMC).		
		End of Group 3		
24h – 25h	2Ch	Subsystem Vendor ID. PCISVID; Primary PCI:2Ch, Secondary PCI:6Ch (Non-Transparent mode).		
26h – 27h	2Eh	Subsystem ID. PCISID; Primary PCI:2Eh, Secondary PCI:6Eh (Non-Transparent mode).		
		End of Group 4		
28h	_	Reserved.		
29h	_	Bits [2:0] = Upstream Address Translation Enable bits (UPSTNE[26:24]; EXT:0Bh). Bit 3 = Upstream BAR 0 I/O bit (UPSBAR0MSK[6]=0; EXT:0Bh). Bits [7:4] = Upstream BAR 0 Translation Address, bits [15:12] (UPSTNBAR0[15:12]; EXT:08h).		
2Ah – 2Bh	_	Upstream BAR 0 Translation Address, bits [31:16] (UPSTNBAR0[31:16]; EXT:08h).		
2Ch	_	Bit 0 = Upstream BAR 0 Prefetchable bit (UPSBAR0MSK[7]; EXT:0Bh). Bit 1 = Upstream BAR 1 64-bit (UPSBAR1MSK[14]=1; EXT:0Bh). Bit 2 = Upstream BAR 2 Prefetchable bit (UPSBAR2MSK[23]; EXT:0Bh). Bit 3 = Upstream BAR 1 Prefetchable bit (UPSBAR1MSK[15]; EXT:0Bh). Bits [7:4] = Upstream BAR 1 Translation Address, bits [23:20] (UPSTNBAR0[23:20]; EXT:08h).		
2Dh	_	Upstream BAR 1 Translation Address, bits [31:24] (UPSTNBAR1[31:24]; EXT:09h).		
2Eh – 2Fh	_	Upstream BAR 2 Translation Address, bits [15:0] (UPSTNBAR2[15:0]; EXT:0Ah).		
30h – 31h	_	Upstream BAR 2 Translation Address, bits [31:16] (UPSTNBAR2[31:16]; EXT:0Ah).		
32h – 33h	_	Bits [4:0] = Upstream BAR 0 Translation Mask (UPSBAR0MSK; EXT:0Bh). Bits [10:5] = Upstream BAR 1 Translation Mask (UPSBAR1MSK; EXT:0Bh). Bits [15:11] = Upstream BAR 2 Translation Mask (UPSBAR2MSK; EXT:0Bh).		
34h	_	Reserved.		
35h	_	Bits [2:0] = Downstream Address Translation Enable bits (DWNTNE[26:24]; EXT:0Fh). Bit 3 = Downstream BAR 0 I/O bit (DWNBAR0MSK[6]=0; EXT:0Fh). Bits [7:4] = Downstream BAR 0 Translation Address, bits [15:12] (DWNTNBAR0[15:12]; EXT:0Ch).		
36h – 37h	_	Downstream BAR 0 Translation Address, bits [31:16] (DWNTNBAR0[31:16]; EXT:0Ch).		
38h	_	Bit 0 = Downstream BAR 0 Prefetchable bit (DWNBAR0MSK[7]; EXT:0Fh). Bit 1 = Downstream BAR 1 Prefetchable bit (DWNBAR1MSK[15]; EXT:0Fh). Bit 2 = Downstream BAR 2 Prefetchable bit (DWNBAR2MSK[23]; EXT:0Fh). Bit 3 = Downstream BAR 1 64-bit (DWNBAR1MSK[14]=1; EXT:0Fh). Bit [7:4] = Downstream BAR 1 Translation Address, bits [23:20] (DWNTNBAR1[23:20]; EXT:0Dh).		
39h	_	Downstream BAR 1 Translation Address, bits [31:24] (DWNTNBAR1[31:24]; EXT:0Dh).		
3Ah – 3Bh	_	Downstream BAR 2 Translation Address, bits [15:0] (DWNTNBAR2[15:0]; EXT:0Eh).		
3Ch – 3Dh	_	Downstream BAR 2 Translation Address, bits [31:16] (DWNTNBAR2[31:16]; EXT:0Eh).		
3Eh – 3Fh	_	Bits [4:0] = Downstream BAR 0 Translation Mask (DWNBAR0MSK; EXT:0Fh). Bits [10:5] = Downstream BAR 1 Translation Mask (DWNBAR1MSK; EXT:0Fh). Bits [15:11] = Downstream BAR 2 Translation Mask (DWNBAR2MSK; EXT:0Fh).		
End of Group 5				

8 PCI BUS OPERATION

This section describes PCI transactions to which the PCI 6466 responds and those it initiates.

8.1 PCI TRANSACTIONS

Table 8-1 lists the PCI command codes and transaction types to which the PCI 6466 responds and initiates. The *Master* and *Target* columns indicate support for transactions wherein the PCI 6466 initiates transactions as a master, and responds to transactions as a target, on the primary and secondary buses.

Table 8-1. PCI Transactions

CBE[3:0]#	Tuesday Tuesday	Initiates	as Master	Responds as Target	
	Transaction Type -	Primary	Secondary	Primary	Secondary
0000b	Interrupt Acknowledge (Not Supported)	N	N	N	N
0001b	Special Cycle (Not Supported)	Υ	Y	N	N
0010b	I/O Read	Υ	Y	Υ	Y
0011b	I/O Write	Υ	Y	Υ	Y
0100b	Reserved	N	N	N	N
0101b	Reserved	N	N	N	N
0110b	Memory Read	Υ	Y	Υ	Y
0111b	Memory Write	Υ	Y	Υ	Y
1000b	Reserved	N	N	N	N
1001b	Reserved	N	N	N	N
1010b	Configuration Read	N	Y	Υ	N
1011b	Configuration Write	Type 1	Y	Υ	Type 1
1100b	Memory Read Multiple	Υ	Y	Υ	Y
1101b	Dual Address Cycle (DAC)	Υ	Y	Υ	Y
1110b	Memory Read Line	Υ	Y	Υ	Y
1111b	Memory Write and Invalidate	Υ	Y	Υ	Y

As indicated in Table 8-1, the PCI 6466 does *not* support the following PCI commands—it ignores them and reacts to these commands as follows:

- Reserved—The PCI 6466 does not generate reserved command codes.
- Interrupt Acknowledge—The PCI 6466 never initiates an Interrupt Acknowledge transaction and, as a target, it ignores Interrupt Acknowledge transactions. Interrupt Acknowledge transactions are expected to reside entirely on the primary PCI Bus closest to the host bridge.
- Special Cycle—The PCI 6466 does not respond to Special Cycle transactions. To generate Special Cycle transactions on other PCI Buses (downstream or upstream), use a Type 1 Configuration command.
- Type 0 Configuration Write—The PCI 6466 does not generate Type 0 Configuration Write transactions on the primary interface. It responds to Type 0 Configuration transactions on the secondary PCI interface only if Non-Transparent mode is enabled.

8.2 SINGLE ADDRESS PHASE

The PCI 6466 32-bit address uses a single Address phase. This address is driven on AD[31:0], and the bus command is driven on P_CBE[3:0]#.

The PCI 6466 supports only the linear increment Address mode, which is indicated when the lower two Address bits equal 00b. If either of the lower two Address bits is equal to a non-zero value, the PCI 6466 automatically Disconnects the transaction after the first Data transfer.

8.3 DUAL ADDRESS PHASE

The PCI 6466 supports the Dual Address Cycle (DAC) bus command to transfer 64-bit addresses. In DAC transactions, the first Address phase occurs during the initial FRAME# assertion, and the second Address phase occurs one clock later. During the first Address phase, the DAC command is presented on CBE[3:0]#, and the lower 32 bits of the address on AD[31:0]. The second Address phase retains the cycle command on CBE[3:0]#, and the upper 32 bits of the address on AD[31:0]. When a 64-bit master uses DAC, the master must provide the upper 32 bits of the address on AD[63:32] and the command on CBE[7:4]# during the Address phases of both transactions to allow 64-bit targets additional time to decode the transaction.

DACs are used to access locations that are not in the first 4 GB of PCI Memory space. Addresses in the first 4 GB of PCI Memory space always use a Single Address Cycle (SAC).

The PCI 6466 supports DACs in the downstream and upstream directions. The PCI 6466 responds to DACs for the following commands only:

- · Memory Write
- · Memory Write and Invalidate
- · Memory Read
- · Memory Read Line
- Memory Read Multiple

The PCI 6466 forwards DACs downstream when their addresses fall within Prefetchable Memory space. DACs originating on the secondary bus, with addresses outside Prefetchable Memory space, are forwarded upstream.

8.4 DEVICE SELECT (DEVSEL#) GENERATION

The PCI 6466 performs positive address decoding when accepting transactions on the primary or secondary bus. The PCI 6466 never subtractively decodes. Medium DEVSEL# timing is used for 33 MHz operation. Slow DEVSEL# timing is used for 66 MHz operation.

8.5 DATA PHASE

Depending on the command type, the PCI 6466 can support multiple Data phase PCI transactions. Write transactions are treated as Posted Write or Delayed Write transactions.

Table 8-2 lists the forwarding method used for each type of Write operation.

Table 8-2. Write Transaction Forwarding

	-	
Transaction Type	Forwarding Method	
Memory Write	Posted	
Memory Write and Invalidate		
I/O Write	Doloved	
Type 1 Configuration Write	- Delayed	

8.5.1 Posted Write Transactions

When the PCI 6466 determines that a Memory Write transaction is to be forwarded across the bridge, the PCI 6466 asserts DEVSEL# with slow timing and TRDY# in the same cycle, provided that sufficient Buffer space is available in the Posted Write Data queue, and that the queue contains fewer than four outstanding Posted transactions. The PCI 6466 can accept one dual-Dword of Write data every PCI Clock cycle (*that is*, no target wait states are inserted). Up to 256 bytes of Posted Write data are stored in internal Posted Write buffers and eventually delivered to the target.

The PCI 6466 continues to accept Write data until one of the following occurs:

- Initiator normally terminates the transaction
- Cache Line boundary or an aligned 4-KB boundary is reached, depending on transaction type
- · Posted Write Data buffer fills

When one of the last two events occurs, the PCI 6466 returns a Target Disconnect to the requesting initiator on this Data phase to terminate the transaction.

After the Posted Write transaction is selected for completion, the PCI 6466 requests ownership of the target bus. This can occur while the PCI 6466 is receiving data on the initiator bus. After the PCI 6466 has ownership of the target bus, and the target bus is detected in the idle condition, the PCI 6466 initiates the Write cycle and continues to transfer Write data until all Write data corresponding to that transaction is delivered, or a Target Termination is received. If Write data exists in the queue, the PCI 6466 can drive one dual-Dword of Write data each PCI Clock cycle. If Write data is flowing through the PCI 6466 and the initiator stalls, the PCI 6466 inserts wait states on the target bus if the queue empties.

The PCI 6466 ends the transaction on the target bus when one of the following conditions is met:

- All Posted Write data was delivered to the target
- Target returns a Target Disconnect or Retry (the PCI 6466 starts another transaction to deliver the remaining Write data)
- Target returns a Target Abort (the PCI 6466 discards remaining Write data)

The Master Latency Timer expires, and the PCI 6466 no longer retains the target bus grant (the PCI 6466 starts another transaction to deliver the remaining Write data).

8.5.2 Memory Write and Invalidate Transactions

Memory Write and Invalidate transactions guarantee the transfer of entire cache lines. By default, the PCI 6466 Retries a Memory Write and Invalidate cycle until there is space for one or more cache lines of data in the internal buffers. The PCI 6466 then completes the transaction on the secondary bus as a Memory Write and Invalidate cycle. The PCI 6466 can also be programmed to accept Memory Write and Invalidate cycles under the same conditions as normal Memory Writes. In this case, if the Write buffer fills before an entire cache line is transferred, the PCI 6466 Disconnects and completes the Write cycle on the secondary bus as a normal Memory Write cycle by way of the Miscellaneous Options register Memory Write and Invalidate Control bit (MSCOPT[12]; PCI:46h). The PCI 6466 Disconnects Memory Write and Invalidate commands at Aligned Cache Line boundaries. The Cache Line Size register (Transparent mode—PCICLSR; PCI:0Ch, Transparent mode—PCICLSR; Primary PCI:0Ch, Secondary PCI:4Ch and PCISCLSR; Primary PCI:4Ch, Secondary PCI:0Ch) cache line size value provides the number of Dwords in a cache line. For the PCI 6466 to generate Memory Write and Invalidate transactions, this cache line size value must be written to a value of 08h, 10h, or 20h Dwords. If an invalid cache line size is programmed, wherein the value is 0, not a power of two, or greater than 20h Dwords, the PCI 6466 sets the cache line size to the minimum value of 08h. The PCI 6466 always Disconnects on the Cache Line boundary.

When the Memory Write and Invalidate transaction is Disconnected before a Cache Line boundary is reached (typically because the Posted Write Data buffer fills), the transaction is converted to a Memory Write transaction.

8.5.3 Delayed Write Transactions

A Delayed Write transaction forwards I/O Write and Type 1 Configuration cycles by way of the PCI 6466, and is limited to a single Dword Data transfer.

When a Write transaction is first detected on the initiator bus, the PCI 6466 claims the access and returns a Target Retry to the initiator. During the cycle, the PCI 6466 samples the Bus Command, Address, and Address Parity bits. The PCI 6466 also samples the first data Dword, Byte Enable bits, and data parity. Cycle information is placed into the Delayed Transaction queue if there are no other existing Delayed transactions with the same cycle information, and if the Delayed Transaction queue is not full. When the PCI 6466 schedules a Delayed Write transaction to be the next cycle to complete based on its ordering constraints, the PCI 6466 initiates the transaction on the target bus. The PCI 6466 transfers the Write data to the target.

If the PCI 6466 receives a Target Retry in response to the Write transaction on the target bus, the PCI 6466 continues to repeat the Write transaction until the Data transfer is complete, or an error condition is encountered. If the PCI 6466 is unable to deliver Write data after 2²⁴ attempts (programmable through the Timeout Control register Maximum Retry Counter Control bits, TOCNTRL[2:0]; PCI:45h), the PCI 6466 ceases further write attempts and returns a Target Abort to the initiator. The Delayed transaction is removed from the Delayed Transaction queue.

The PCI 6466 also asserts P SERR# if the Command register P_SERR# Enable bit is set (Transparent mode—PCICR[8]=1; PCI:04h, Non-Transparent mode—PCICR[8]=1; Primary PCI:04h, Secondary PCI:44h). When the initiator repeats the same Write transaction (same command, address, Byte Enable bits, and data), after the PCI 6466 has completed data delivery and retains all complete cycle information in the queue, the PCI 6466 claims the access and returns TRDY# to the initiator, indicating that the Write data was transferred. If the initiator requests multiple Dwords, the PCI 6466 asserts STOP#, in conjunction with TRDY#, to signal a Target Disconnect. Only those bytes of Write data with valid Byte Enable bits are compared. If any Byte Enable bits are disabled (driven high), the corresponding byte of Write data is not compared.

If the initiator repeats the Write transaction before the data is transferred to the target, the PCI 6466 returns a Target Retry to the initiator. The PCI 6466 continues to return a Target Retry to the initiator until Write data is delivered to the target or an error condition is encountered. When the Write transaction is repeated, the PCI 6466 does *not* make a new entry into the Delayed Transaction gueue.

The PCI 6466 implements a Discard Timer that starts counting when the Delayed Write completion is at the head of the Delayed Transaction queue. The initial value of this timer can be set to one of four values, selectable through the primary and secondary Bridge Control register Master Timeout bits (Transparent mode—BCNTRL[8:9]; PCI:3Eh, Non-Transparent mode—BCNTRL[8:9]; PCI:42h Shadow register, respectively), as well as the Timeout Control register Master Timeout Divider bits (Transparent mode only—TOCNTRL[7:4]; PCI:45h). If the Discard Timer expires before the Write cycle is Retried, the PCI 6466 discards the Delayed Write transaction from the Delayed Transaction queue. The PCI 6466 also conditionally asserts P_SERR#.

8.5.4 Write Transaction Address Boundaries

The PCI 6466 imposes internal Address boundaries when accepting Write data. The Aligned Address boundaries are used to prevent the PCI 6466 from continuing a transaction over a device Address boundary and to provide an upper limit on maximum latency. When the Aligned Address boundaries are reached (per conditions listed in Table 8-3), the PCI 6466 returns a Target Disconnect to the initiator.

8.5.5 Buffering Multiple Write Transactions

The PCI 6466 continues to accept Posted Memory Write transactions if space for at least 1 Dword of data in the Posted Write Data buffer remains and there are fewer than four outstanding Posted Memory Write cycles. If the Posted Write Data buffer fills before the initiator terminates the Write transaction, the PCI 6466 returns a Target Disconnect to the initiator.

Delayed Write transactions are posted when one or more open entries exist in the Delayed Transaction queue. The PCI 6466 can queue up to four Posted Write transactions and four Delayed transactions in both the downstream and upstream directions.

8.5.6 Read Transactions

Delayed Read forwarding is used for all Read transactions that cross the PCI 6466.

Delayed Read transactions are treated as prefetchable or non-prefetchable.

Table 8-4 delineates the read behavior (prefetchable or non-prefetchable) for each type of Read operation.

Table 8-3. Write Transaction Disconnect Address Boundaries

Transaction Type	Condition	Aligned Address Boundary	
Delayed Write All		Disconnects after one Data transfer	
Posted Mamory Write	Memory Write Disconnect Control Bit = 0 ¹	4-KB Aligned Address boundary	
Posted Memory Write	Memory Write Disconnect Control Bit = 1 ¹	Disconnects at Cache Line boundary	
	Cache Line Size = 8h	8h-Dword aligned Address boundary	
Posted Memory Write and Invalidate	Cache Line Size = 10h	10h-Dword aligned Address boundary	
	Cache Line Size = 12h	12h-Dword aligned Address boundary	

Memory Write Disconnect Control bit is located in the Chip Control register in Configuration space (Transparent mode—CCNTRL[1]; PCI:40h, Non-Transparent mode—CCNTRL[1]; PCI:D8h).

Table 8-4. Read Transaction Prefetching

Transaction True	Dood Dehavior		
Transaction Type	Read Behavior		
I/O Read	Never prefetches		
Configuration Read	Never prefetches		
Memory Read	Downstream—Prefetches if address is in prefetchable space Upstream—Prefetches if prefetch disable is off (default)		
Memory Read Line	Always profetables if request is far more than one Data transfer		
Memory Read Multiple	Always prefetches if request is for more than one Data transfer		

8.5.7 Prefetchable Read Transactions

A Prefetchable Read transaction is a Read transaction wherein the PCI 6466 performs speculative DWORD reads, transferring data from the target before the initiator requests the data. This behavior allows a Prefetchable Read transaction to consist of multiple Data transfers. Only the first Byte Enable bits can be forwarded. The PCI 6466 enables all Byte Enable bits of subsequent transfers.

Prefetchable behavior is used for Memory Read Line and Memory Read Multiple transactions, as well as Memory Read transactions that fall into Prefetchable Memory space.

The amount of prefetched data depends on the transaction type. The amount of prefetching may also be affected by the amount of free space in the PCI 6466 Read FIFO and by the Read Address boundaries encountered. In addition, there are several PCI 6466-specific registers that can be used to optimize read prefetch behavior.

Prefetching should not be used for those Read transactions that cause side effects on the target device (*that is*, Control and Status registers, FIFOs, and so forth). The target device BARs indicate whether a Memory Address region is prefetchable.

8.5.8 Non-Prefetchable Read Transactions

A Non-Prefetchable Read transaction is a Read transaction issued by the initiator into a non-prefetchable region. The transaction is used for I/O and Configuration Read transactions, as well as for Memory Reads from Non-Prefetchable Memory space. In this case, the PCI 6466 requests only 1 Dword from the target and Disconnects the initiator after delivery of the first Dword of Read data.

Use Non-Prefetchable Read transactions for regions in which extra Read transactions could have side effects (*such as* in FIFO memory or the Control registers). If it is important to retain the Byte Enable bit values during the Data phase of cycles forwarded across the bridge, use Non-Prefetchable Read transactions. If these locations are mapped into Memory space, use the Memory Read command and map the target into Non-Prefetchable

(Memory-Mapped I/O) Memory space to utilize non-prefetching behavior.

8.5.9 Read Prefetch Address Boundaries

The PCI 6466 imposes internal Read Address boundaries on read prefetching. The PCI 6466 uses the Address boundary to calculate the initial amount of prefetched data. During Read transactions to Prefetchable regions, the PCI 6466 prefetches data until it reaches one of these aligned Address boundaries, unless the target signals a Target Disconnect before reaching the Read Prefetch boundary. After reaching the Aligned Address boundary, the PCI 6466 may optionally continue prefetching data, depending on certain conditions. to Section 17, "PCI Flow-Through (Refer Optimization.") When finished transferring Read data to the initiator, the PCI 6466 returns a Target Disconnect with the last Data transfer, unless the initiator completes the transaction before delivering all the prefetched Read data. Remaining prefetched data is discarded.

Prefetchable Read transactions in Flow-Through mode prefetch to the nearest aligned 4-KB Address boundary, or until the initiator de-asserts FRAME#.

Table 8-5 delineates the Read Prefetch Address boundaries for Read transactions during Non-Flow-Through mode.

Table 8-5. Read Prefetch Address Boundaries

Transaction Type	Address Space	Prefetch Aligned Address Boundary	
Configuration Read	_		
I/O Read		1 Dword (No Prefetch)	
Memory Read	Non-Prefetchable		
Memory Read			
Memory Read Line	Prefetchable	Configured by way of Prefetch Count registers	
Memory Read Multiple			

8.5.10 Delayed Read Requests

The PCI 6466 treats all Read transactions as Delayed Read transactions (*that is*, the Read request from the initiator is posted into a Delayed Transaction queue). Read data from the target is placed into the Read Data queue directed toward the initiator bus interface and transferred to the initiator when the initiator repeats the Read transaction.

When the PCI 6466 accepts a Delayed Read request, it first samples the Read address, Read bus command, and address parity. When IRDY# is asserted, the PCI 6466 samples the Byte Enable bits for the first Data phase. This information is entered into the Delayed Transaction queue. The PCI 6466 terminates the transaction by signaling a Target Retry to the initiator. Upon receiving the Target Retry, the initiator must to continue to repeat the same Read transaction until at least one Data transfer completes, or until it receives a target response other than a Target Retry (Master or Target Abort).

8.5.11 Delayed Read Completion with Target

When a Delayed Read request is scheduled to be executed, the PCI 6466 arbitrates for the target bus and initiates the Read transaction, using the exact Read address and Read command captured from the initiator during the initial Delayed Read request. If the Read transaction is non-prefetchable, the PCI 6466 drives the captured Byte Enable bits during the next cycle. If the transaction is a Prefetchable Read transaction, the PCI 6466 drives the captured (first) Byte Enable bits, followed by 0 for the subsequent Data phases. If the PCI 6466 receives a Target Retry in response to the Read transaction on the target bus, it repeats the Read transaction until at least one Data transfer completes or it encounters an error condition. If the transaction is terminated by way of a normal Master Termination or Target Disconnect after at least one Data transfer is complete, the PCI 6466 does not initiate further attempts to read additional data.

If the PCI 6466 is unable to obtain Read data from the target after 2^{24} attempts (default), the PCI 6466 ceases further read attempts and returns a Target Abort to the initiator. The Delayed transaction is removed from the Delayed Transaction queue. The PCI 6466 also asserts P_SERR# if the Command

register P_SERR# Enable bit is set (Transparent mode—PCICR[8]=1; PCI:04h, Non-Transparent mode—PCICR[8]=1; Primary PCI:04h, Secondary PCI:44h).

After receiving DEVSEL# and TRDY# from the target, the PCI 6466 transfers the data stored in the internal Read FIFO, then terminates the transaction. The PCI 6466 can accept 1 Dword/Qword of Read data during each PCI Clock cycle—no master wait states are inserted. The number of Dwords/Qwords transferred during a Delayed Read transaction depends on the conditions delineated in Table 8-5 (assuming no Target Disconnect is received).

8.5.12 Delayed Read Completion on Initiator Bus

When the Delayed Read transaction completes on the target bus, the Delayed Read data is at the head of the Read Data gueue. When all ordering constraints with Posted Write transactions are satisfied, the PCI 6466 transfers the data to the initiator when the initiator repeats the transaction. For Memory Read transactions, the PCI 6466 aliases the Memory Read, Memory Read Line, and Memory Read Multiple bus commands when matching the bus command of the transaction to the bus command in the Delayed Transaction queue. The PCI 6466 returns a Target Disconnect along with the transfer of the last Dword of Read data to the initiator. If the PCI 6466 initiator terminates the transaction before all Read data is transferred, the remaining Read data in the Data buffers is discarded.

When the master repeats the transaction and starts transferring prefetchable Read data from the Data buffers while the Read transaction on the target bus is in progress, and before a Read boundary is reached on the target bus, the Read transaction starts operating in Flow-Through mode. Because data is flowing from the target to the initiator through the Data buffers, long Read bursts can be sustained. In this case, the Read transaction is allowed to continue until the initiator terminates the transaction, an aligned 4-KB Address boundary is reached, or the buffer fills, whichever occurs first. When the buffer empties, the PCI 6466 reflects the stalled condition to the initiator by de-asserting TRDY# for a maximum of eight clock periods until more Read data is available; otherwise, the PCI 6466 Disconnects the cycle. When the initiator

terminates the transaction, the PCI 6466 de-assertion of FRAME# on the initiator bus is forwarded to the target bus. Any remaining Read data is discarded.

PCI 6466 implements a Discard Timer The (Transparent mode—BCNTRL[9 or 8]; PCI:3Eh, Non-Transparent mode—BCNTRL[9 or 8]; PCI:42h Shadow register) that starts counting when the Delayed Read completion is at the head of the Delayed Transaction queue, and the Read data is at the head of the Read Data queue. The initial value of this timer is programmable through the Primary or Secondary Maximum Latency register(s) (Transparent mode—PCIPMLR; PCI:3Fh, Non-Transparent mode— PCIPMLR; PCI:3Fh, Secondary PCI:7Fh or PCISMLR; PCI:7Fh, Secondary PCI:3Fh, respectively). If the initiator does not repeat the Read transaction before the Discard Timer expires, the PCI 6466 discards the Read transaction, discards the Read data from its queues, and conditionally asserts P_SERR#.

The PCI 6466 has the capability to post multiple Delayed Read requests, up to a maximum of four in both directions. If an initiator starts a Read transaction that matches the Address and Read command of a queued Read transaction, the current Read command is not stored because it is contained in the Delayed Transaction queue.

8.5.13 Configuration Transactions

Configuration transactions are used to initialize a PCI system. Every PCI device has a Configuration space that is accessed by Configuration commands. All registers are accessible only in Configuration space.

In addition to accepting Configuration transactions for initialization of its own Configuration space, the PCI 6466 forwards Configuration transactions for device initialization in hierarchical PCI Bus systems, as well as Special Cycle generation.

During Non-Transparent mode, the PCI 6466 can also accept Configuration transactions on its secondary interface. (Refer to Section 19, "Non-Transparent Mode.")

To support hierarchical PCI Bus systems, Type 0 and Type 1 Configuration transactions are specified.

Type 0 Configuration transactions are issued when the intended target resides on the same PCI Bus as the initiator. Type 0 Configuration transactions are

identified by the Configuration command and the lowest two bits of the address are set to 00b.

Type 1 Configuration transactions are issued when the intended target resides on another PCI Bus, or a Special Cycle is to be generated on another PCI Bus. Type 1 Configuration commands are identified by the Configuration command and the lowest two Address bits are set to 01b.

The Register Number is found in both Type 0 and Type 1 formats and provides the Dword address of the Configuration register to be accessed. The Function Number is also included in both Type 0 and Type 1 formats, and indicates which function of a multi-function device is to be accessed. For single-function devices, this value is not decoded. Type 1 Configuration transaction addresses also include five bits, designating the Device Number that identifies the target PCI Bus device to be accessed. In addition, the Bus Number in Type 1 transactions specifies the target PCI Bus.

8.5.14 PCI 6466 Type 0 Access

Configuration space is accessed by a Type 0 Configuration transaction on the primary interface. Configuration space is **not** accessible from the secondary bus. The PCI 6466 responds to a Type 0 Configuration transaction by asserting P_DEVSEL# when the following conditions are met during the Address phase:

- Bus command is a Configuration Read or Write transaction.
- Lower two Address bits on P_AD[1:0] must be 01b.
- · P IDSEL must be asserted.
- PCI 6466 limits all Configuration accesses to a single DWORD Data transfer and returns a Target Disconnect with the first Data transfer if additional Data phases are requested. Because Read transactions to Configuration space do not have side effects, all bytes in the requested Dword are returned, regardless of the Byte Enable bit values.
- Type 0 Configuration Read and Write transactions do not use data buffers (that is, these transactions are immediately completed, regardless of the Data buffers state).

The PCI 6466 ignores all Type 0 transactions initiated on the secondary interface.

8.5.15 Type 1-to-Type 0 Translation

Type 1 Configuration transactions are specifically used for device configuration in a hierarchical PCI Bus system. A PCI-to-PCI bridge is the only type of device that should respond to a Type 1 Configuration command. Type 1 Configuration commands are used when the Configuration access is intended for a PCI device that resides on a PCI Bus other than the one where the Type 1 transaction is generated.

The PCI 6466 performs a Type 1-to-Type 0 translation when the Type 1 transaction is generated on the primary bus and is intended for a device attached directly to the secondary bus. The PCI 6466 must convert the Configuration command to a Type 0 format, enabling the secondary bus device to respond to the command. Type 1-to-Type 0 translations are performed only in the downstream direction (*that is*, the PCI 6466 generates a Type 0 transaction only on the secondary bus, and never on the primary bus).

The PCI 6466 responds to a Type 1 Configuration transaction and translates the transaction into a Type 0 transaction on the secondary bus when the following conditions are met during the Address phase:

- Lower two Address bits on P_AD[1:0] are 01b
- Bus Number in address field P_AD[23:16] is equal to the Secondary Bus Number register value in Configuration space (PCISBNO; PCI:19h)
- Bus command on P_CBE[3:0]# is a Configuration Read or Write transaction

When translating a Type 1 transaction to a Type 0 transaction on the secondary interface, the PCI 6466 performs the following translations to the address:

- Sets the lower two Address bits on S_AD[1:0] to 00b
- Decodes the Device Number and drives the bit pattern specified in Table 8-6 on S_AD[31:16] for the purpose of asserting the device's IDSEL signal
- Sets S_AD[15:11] to 0h
- Leaves the Function and Register Number fields unchanged

The PCI 6466 asserts unique address lines, based on the Device Number. These address lines may be used as secondary IDSEL signals. Address line mapping depends on the Device Number in the Type 1 Address bits, P_AD[15:11]. The PCI 6466 uses the mapping presented in Table 8-6.

The PCI 6466 can assert up to 16 unique address lines to be used as secondary IDSEL signals for up to 16 secondary bus devices, for Device Numbers ranging from 0 to 15. Because of the PCI Bus electrical loading constraints, more than 16 IDSEL signals should not be necessary. However, if more than 15 device numbers are needed, an external method of generating IDSEL lines must be used, and the upper Address bits are *not* asserted. The Configuration transaction is translated and passed from primary-to-secondary bus. If an IDSEL pin is not asserted to a secondary device, the transaction terminates in a Master Abort.

The PCI 6466 forwards Type 1-to-Type 0 Configuration Read or Write transactions as Delayed transactions. Type 1-to-Type 0 Configuration Read or Write transactions are limited to a single 32-bit Data transfer. When Type 1-to-Type 0 Configuration cycles are forwarded, address stepping is used, and a valid address is driven on the bus before FRAME# assertion. Type 0 Configuration address stepping is programmable through the Miscellaneous Options register Address Step Control bits (MSCOPT[6:4]; PCI:46h).

Table 8-6. Device Number to IDSEL S_AD Pin Mapping

Device Number	P_AD[15:11]	P_AD[15:11] Secondary IDSEL S_AD[31:16]	
0h	00000Ь	0000_0000_0000_0001b	16
1h	00001b	0000_0000_0000_0010b	17
2h	00010b	0000_0000_0000_0100b	18
3h	00011b	0000_0000_0000_1000b	19
4h	00100b	0000_0000_0001_0000b	20
5h	00101b	0000_0000_0010_0000Ь	21
6h	00110b	0000_0000_0100_0000b	22
7h	00111b	0000_0000_1000_0000b	23
8h	01000b	0000_0001_0000_0000Ь	24
9h	01001b	0000_0010_0000_0000Ь	25
10h	01010b	0000_0100_0000_0000Ь	26
11h	01011b	0000_1000_0000_0000Ь	27
12h	01100b	0001_0000_0000_0000b	28
13h	01101b	0010_0000_0000_0000Ь	29
14h	01110b	0100_0000_0000_0000Ь	30
15h	01111b	1000_0000_0000_0000Ь	31
Special Cycle	1XXXXb	0000_0000_0000_0000b	

8.5.16 Type 1-to-Type 1 Forwarding

Type 1-to-Type 1 transaction forwarding provides a hierarchical configuration mechanism when two or more levels of PCI-to-PCI bridges are used.

When the PCI 6466 detects a Type 1 Configuration transaction intended for a PCI Bus downstream from the secondary bus, the PCI 6466 forwards the transaction unchanged to the secondary bus. Ultimately, this transaction is translated to a Type 0 Configuration command or to a Special Cycle transaction by a downstream PCI-to-PCI bridge. Downstream Type 1-to-Type 1 forwarding occurs when the following conditions are met during the Address phase:

- Lower two Address bits on AD[1:0] are equal to 01b
- Bus Number falls in the range defined by the lower limit (exclusive) in the Secondary Bus Number register (PCISBNO; PCI:19h) and upper limit (inclusive) in the Subordinate Bus Number register (PCISUBNO; PCI:1Ah)
- Bus command is a Configuration Read or Write transaction

The PCI 6466 also supports Type 1-to-Type 1 upstream Configuration Write transaction forwarding to support upstream Special Cycle generation. A Type 1 Configuration command is forwarded upstream when the following conditions are met:

- Lower two Address bits on AD[1:0] are equal to 01b
- Bus Number falls outside the range defined by the lower limit (inclusive) in the Secondary Bus Number register (PCISBNO; PCI:19h) and upper limit (inclusive) in the Subordinate Bus Number register (PCISUBNO; PCI:1Ah)
- Device Number in Address bits AD[15:11] is equal to 11111b
- Function Number in Address bits AD[10:8] is equal to 111b
- Bus command is a Configuration Write transaction
- PCI 6466 forwards Type 1-to-Type 1 Configuration Write transactions as Delayed transactions, limited to a single Data transfer

8.5.17 Special Cycles

The Type 1 configuration mechanism is used to generate Special Cycle transactions in hierarchical PCI systems. Special Cycle transactions are ignored by operating as a target and are not forwarded across the bridge. Special Cycle transactions can be generated from Type 1 Configuration Write transactions in either the downstream or upstream direction.

The PCI 6466 initiates a Special Cycle on the target bus when a Type 1 Configuration Write transaction is detected on the initiating bus and the following conditions are met during the Address phase:

- Lower two Address bits on AD[1:0] are equal to 01b
- Device Number in Address bits AD[15:11] is equal to 11111b
- Function Number in Address bits AD[10:8] is equal to 111b
- Register number in Address bits AD[7:2] is equal to 0h
- Bus Number is equal to the Secondary Bus Number register value in Configuration space (PCISBNO; PCI:19h) for downstream forwarding, or equal to the Primary Bus Number register value in Configuration space (PCIPBNO; PCI:18h) for upstream forwarding
- Bus command on the initiator CBE bus is a Configuration Write command

When the PCI 6466 initiates a transaction on the target interface, the bus command is changed from Configuration Write to Special Cycle. The address and data are forwarded, unchanged. Devices that use Special Cycle ignore the address and decode only the bus command. The Data phase contains the Special Cycle message. The transaction is forwarded as a Delayed transaction because Special Cycles complete as Master Aborts. After the transaction is completed on the target bus, through Master Abort condition detection, the PCI 6466 responds with TRDY# to the next attempt of the Configuration transaction from the initiator. If more than one Data transfer is requested, the PCI 6466 responds with a Target Disconnect operation during the first Data phase.

8.6 PCI TRANSACTION TERMINATION

This subsection describes how the PCI 6466 returns transaction termination conditions to the initiator.

The initiator can terminate transactions with one of the following types of termination:

- Normal Termination—Occurs when the initiator de-asserts FRAME# at the beginning of the last Data phase, and de-asserts IRDY# at the end of the last Data phase in conjunction with TRDY# or STOP# assertion from the target.
- Master Abort—Occurs when no target response is detected. When the initiator does not detect the DEVSEL# signal from the target within five Clock cycles after asserting FRAME#, the initiator terminates the transaction with a Master Abort. If FRAME# is asserted, the initiator de-asserts FRAME# on the next cycle, then de-asserts IRDY# on the following cycle. IRDY# must be asserted in the same cycle in which FRAME# is de-asserted. If FRAME# was de-asserted, IRDY# can be de-asserted on the next Clock cycle following Master Abort condition detection.

The target can terminate transactions with one of the following types of termination:

- Normal Termination—TRDY# and DEVSEL# are asserted in conjunction with FRAME# de-assertion and IRDY# assertion.
- Target Retry—STOP# and DEVSEL# are asserted without TRDY# during the first Data phase. No data transfers during the transaction. This transaction must be repeated.
- Target Disconnect (with Data transfer)—
 DEVSEL# and STOP# are asserted with TRDY#.
 Indicates that this is the last Data transfer of the transaction.
- Target Disconnect (without Data transfer)— STOP# and DEVSEL# are asserted without TRDY# after previous Data transfers. Indicates that no further Data transfers are made during this transaction.
- Target Abort—STOP# is asserted without DEVSEL# and TRDY#. Indicates that the target is never able to complete this transaction. DEVSEL# must be asserted for at least one cycle during the transaction before the Target Abort is signaled.

8.6.1 PCI 6466-Initiated Master Termination

As an initiator, the PCI 6466 uses normal termination if DEVSEL# is returned by the target within five Clock cycles of PCI 6466 FRAME# assertion on the target bus. In this case, the PCI 6466 terminates a transaction when the following conditions are met:

- During Delayed Write transactions, a single Dword/ Qword is delivered.
- During Non-Prefetchable Read transactions, a single Dword/Qword is transferred from the target.
- During Prefetchable Read transactions, a Prefetch boundary is reached.
- For Posted Write transactions, all Write data for the transaction is transferred from Data buffers to the target.
- For Burst transfers (except Memory Write and Invalidate transactions), the Master Latency Timer expires and the PCI 6466 bus grant is de-asserted.
- Target terminates the transaction with a Retry, Disconnect, or Target Abort.
- If the PCI 6466 is delivering Posted Write data
 when it terminates the transaction because the
 Master Latency Timer expired, the PCI 6466
 initiates another transaction to deliver the remaining
 Write data. The transaction address is updated to
 reflect the address of the current Dword to be
 delivered.

If the PCI 6466 is delivering Posted Write data when it terminates the transaction because the Master Latency Timer expires, the PCI 6466 initiates another transaction to deliver the remaining Write data. The Transaction address is updated to reflect the current DWORD address to be delivered.

If the PCI 6466 is prefetching Read data when it terminates the transaction because the Master Latency Timer expired, the PCI 6466 does *not* repeat the transaction to obtain additional data.

8.6.2 Master Abort Received by PCI 6466

If the initiator initiates a transaction on the target bus and does not detect DEVSEL# returned by the target within five Clock cycles of FRAME# assertion, the PCI 6466 terminates the transaction, as specified in the Bridge Control register Master Abort Mode bit (Transparent mode—BCNTRL[5]; PCI:3Eh, Non-Transparent mode—BCNTRL[5]; PCI:42h Shadow register).

For Delayed Read and Write transactions, the PCI 6466 can assert TRDY# and return FFFF_FFFFh for reads, or return a Target Abort. SERR# is also optionally asserted.

When a Master Abort is received in response to a Posted Write transaction, the PCI 6466 discards the Posted Write data and makes no further attempts to deliver the data. The PCI 6466 sets the Status register Received Master Abort bit when the Master Abort is received on the primary bus (Transparent mode—PCISR[13]=1; PCI:06h, Non-Transparent mode—PCISR[13]=1; Primary PCI:06h, Secondary PCI:46h), or the Secondary Status register Received Master Abort bit when the Master Abort is received on the secondary interface (Transparent mode—PCISSR

[13]=1; PCI:1Eh, Non-Transparent mode—PCISSR [13]=1; Primary PCI:46h, Secondary PCI:06h).

When the Master Abort Mode bit is set and a Master Abort is detected in response to a Posted Write transaction, the PCI 6466 also asserts P_SERR#, if enabled (Transparent mode—PCICR[8]=1; PCI:04h, Non-Transparent mode—PCICR[8]=1; Primary PCI:04h, Secondary PCI:44h), but not disabled by the device-specific P_SERR# disable for Master Aborts that occur during Posted Write transactions. (Refer to Table 8-7.)

8.6.3 Target Termination Received by PCI 6466

When the PCI 6466 initiates a transaction on the target bus and the target responds with DEVSEL#, the target can end the transaction with one of the following types of termination:

- Normal termination (upon FRAME# de-assertion)
- Target Retry
- Target Disconnect
- Target Abort

The PCI 6466 controls these terminations using various methods, depending on the type of transaction performed.

Table 8-7. P_SERR# Assertion Requirements in Response to Master Abort on Posted Write

Mode	PCI Offset	Description	Bit	
Transparent 06h		Received Master Abort	PCISR[13]=1	
Non-Transparent	Primary:06h, Secondary:46h	Trocerved Master Albert	1 0.011[10]=1	
Transparent	04h	P_SERR# Enable	PCICR[8]=1	
Non-Transparent	Primary:04h, Secondary:44h	T_OETIT# Enable		
Transparent	64h	Master Abort on Posted Write	PSERRED[4]=0	
Non-Transparent	96h	Waster Abort Off Tosted Wille	1 02111120[4]=0	

8.6.3.1 Posted Write Target Termination Response

When the PCI 6466 initiates a Posted Write transaction, the Target Termination *cannot* be returned to the initiator. Table 8-8 delineates the response to each type of Target Termination that occurs during a Posted Write transaction.

When a Target Retry or Disconnect is returned and Posted Write data associated with that transaction remains in the Write buffers, the PCI 6466 initiates another Write transaction to attempt to deliver the remaining Write data. In the case of a Target Retry, the same address is driven as for the initial Write transaction attempt. If a Target Disconnect is received, the address that is driven on a subsequent Write transaction attempt is updated to reflect the current

Dword address. If the initial Write transaction is a Memory Write and Invalidate transaction, and a partial delivery of Write data to the target is performed before a Target Disconnect is received, the PCI 6466 uses the Memory Write command to deliver the remaining Write data because less than a cache line is transferred in the subsequent Write transaction attempt.

After the PCI 6466 makes 2²⁴ write attempts and fails to deliver all Posted Write data associated with that transaction, the PCI 6466 asserts P_SERR#, if enabled in the Command register, *and* the device-specific P_SERR# Disable bit for this condition is *not* set. (Refer to Table 8-9.) The Write data is discarded.

Table 8-8. Response to Posted Write Target Termination

Target Termination	Response			
Normal	No additional action.			
Target Retry	Repeats Write transaction to target.			
Target Disconnect	Initiates Write transaction to deliver remaining Posted Write data.			
	Sets target interface Status register Received Target Abort bit. Asserts P_SERR#, if enabled, and sets the Primary Status register Signaled System Error bit.			
	Mode	Values		
Target Abort	Transparent	 PCISR[12]=1, PCI:06h (primary) or PCISSR[12]=1; PCI:1Eh (secondary) PCICR[8]=1; PCI:04h PCISR[14]=1; PCI:06h 		
	Non-Transparent	PCISR[12]=1; Primary PCI:06h, Secondary PCI:46h (primary) or PCISSR[12]=1; Primary PCI:46h, Secondary PCI:66h (secondary) PCICR[8]=1; Primary PCI:04h, Secondary PCI:44h PCISR[14]=1; Primary PCI:06h, Secondary PCI:46h		

Table 8-9. P_SERR# Assertion Requirements in Response to Posted Write Parity Error

Mode	PCI Offset	Description	Bit
Transparent	04h	P_SERR# Enable	PCICR[8]=0
Non-Transparent	Primary:04h, Secondary:44h	T_OETITI# Enable	1 01011[0]=0
Transparent	64h	Posted Write Parity Error	PSERRED[1]=0
Non-Transparent	96h	1 osted write I arity Lifton	1 32111120[1]=0

8.6.3.2 Delayed Write Target Termination Response

When the PCI 6466 initiates a Delayed Write transaction, the type of Target Termination received from the target can be returned to the initiator. Table 8-10 delineates the response to each type of Target Termination that occurs during a Delayed Write transaction. The PCI 6466 repeats a Delayed Write transaction until the PCI 6466:

- Completes at least one Data transfer
- Receives a Master Abort
- · Receives a Target Abort

The PCI 6466 makes 2^{24} write attempts (default), resulting in a response of Target Retry. After the PCI 6466 makes 2^{24} attempts of the same Delayed Write transaction on the target bus, the PCI 6466 asserts P_SERR# if the Command register P_SERR# Enable bit is set and the implementation-specific P_SERR# Disable bit for this condition is not set. (Refer to Table 8-11.) The PCI 6466 stops initiating transactions in response to that Delayed Write transaction and the Delayed Write request is discarded. Upon a subsequent Write transaction attempt by the initiator, the PCI 6466 returns a Target Abort.

Table 8-10. Response to Delayed Write Target Termination

Target Termination	Response						
Normal	Returns Disconnect	Returns Disconnect to initiator with first Data transfer only if multiple Data phases are requested.					
Target Retry	Returns Target Retr	Returns Target Retry to initiator. Continue write attempts to target.					
Target Disconnect	Returns Disconnect	Returns Disconnect to initiator with first Data transfer only if multiple Data phases are requested.					
	Returns Target Abort to initiator. Sets target interface Status register Received Target Abort bit. Sets initiator interface Status register Signaled Target Abort bit.						
Torget About	Mode	Initiator (Primary Bus)	Target (Secondary Bus)	Initiator (Secondary Bus)	Target (Primary Bus)		
Target Abort	Transparent	PCISR[11]=1; PCI:06h	PCISSR[12]=1; PCI:1Eh	PCISR[12]=1; PCI:06h	PCISSR[11]=1; PCI:1Eh		
	Non-Transparent	PCISR[11]=1; Primary PCI:06h, Secondary PCI:46h	PCISSR[12]=1; Primary PCI:46h, Secondary PCI:06h	PCISR[12]=1; Primary PCI:06h, Secondary PCI:46h	PCISSR[11]=1; Primary PCI:46h, Secondary PCI:06h		

Table 8-11. P_SERR# Assertion Requirements in Response to Delayed Write

Mode	PCI Offset	Description	Bit
Transparent	04h	P_SERR# Enable	PCICR[8]=1
Non-Transparent	Primary:04h, Secondary:44h	1 _OLITIT# LITABIC	
Transparent	64h	Delayed Configuration or I/O	PSERRED[5]=0
Non-Transparent	96h	Write Non-Delivery	

8.6.3.3 Delayed Read Target Termination Response

When the PCI 6466 initiates a Delayed Read transaction, the abnormal target responses can be returned to the initiator. Other target responses depend on the amount of data the initiator requests. Table 8-12 delineates the response to each type of Target Termination that occurs during a Delayed Read transaction.

The PCI 6466 repeats a Delayed Read transaction until the PCI 6466:

- Completes at least one Data transfer
- Receives a Master Abort
- · Receives a Target Abort
- Produces 2²⁴ read attempts, resulting in a response of Target Retry

After the PCI 6466 produces 2²⁴ attempts of the same Delayed Read transaction on the target bus, the PCI 6466 asserts P_SERR# if the Command register P_SERR# Enable bit is set and the implementation-specific P_SERR# Disable bit for this condition is *not* set. (Refer to Table 8-13.) The PCI 6466 stops initiating transactions in response to that Delayed Read transaction, and the Delayed Read request is discarded. Upon a subsequent Read transaction attempt by the initiator, the PCI 6466 returns a Target Abort.

Table 8-12. Response to Delayed Read Target Termination

Target Termination	Response				
Normal	If prefetchable, Target Disconnects only if initiator requests more data than read from target. If non-prefetchable, Target Disconnects on first Data phase.				
Target Retry	Re-initiates Read transaction to target.				
Target Disconnect	If initiator requests more data than read from target, returns Target Disconnect to initiator.				
Target Abort	Returns Target Abort to initiator. Sets target interface Status register Received Target Abort bit. Sets initiator interface Status register Signaled Target Abort bit.				
	Mode	Initiator (Primary Bus)	Target (Secondary Bus)	Initiator (Secondary Bus)	Target (Primary Bus)
	Transparent	PCISR[11]=1; PCI:06h	PCISSR[12]=1; PCI:1Eh	PCISR[12]=1; PCI:06h	PCISSR[11]=1; PCI:1Eh
	Non-Transparent	PCISR[11]=1; Primary PCI:06h, Secondary PCI:46h	PCISSR[12]=1; Primary PCI:46h, Secondary PCI:06h	PCISR[12]=1; Primary PCI:06h, Secondary PCI:46h	PCISSR[11]=1; Primary PCI:46h, Secondary PCI:06h

Table 8-13. P_SERR# Assertion Requirements in Response to Delayed Read

Mode	PCI Offset	Description	Bit
Transparent	04h	P SERR# Enable	PCICR[8]=1
Non-Transparent	Primary:04h, Secondary:44h	1 _OLTIT# LINASIC	
Transparent	64h	Delayed Read-No	PSERRED[6]=0
Non-Transparent	96h	Data from Target	

8.6.4 PCI 6466-Initiated Target Termination

The PCI 6466 can return a Target Retry, Disconnect, or Abort to an initiator for reasons other than detection of that condition at the target interface.

8.6.4.1 Target Retry

When it cannot accept Write data or return Read data as a result of internal conditions, the PCI 6466 returns a Target Retry to the initiator when any of the following conditions are met:

• Delayed Write Transactions

- Transaction is in the process of entering the Delayed Transaction queue.
- Transaction has entered the Delayed
 Transaction queue, but target response has not been received.
- Target response was received, but the Posted Memory Write Ordering rule prevents the cycle from completing.
- Delayed Transaction queue is full; therefore, transaction *cannot* be queued.
- Transaction with the same address and command was queued.
- Locked sequence is being propagated across the PCI 6466, and the Write transaction is not a Locked transaction.
- Target bus is locked and the Write transaction is a Locked transaction.

Delayed Read Transactions

- Transaction is in the process of entering the Delayed Transaction queue.
- Read request was queued, but Read data is not yet available.
- Data was read from the target, but the data is not at the head of the Read Data queue, or a Posted Write transaction precedes it.
- Delayed Transaction queue is full, and the transaction *cannot* be queued.
- Delayed Read request with the same address and bus command was queued.
- Locked sequence is being propagated across the PCI 6466, and the Read transaction is not a Locked transaction.
- Target bus is locked and the Read transaction is a Locked transaction.

Posted Write Transactions

- Posted Write Data buffer does not contain sufficient space for the address and at least two Qwords of Write data.
- Locked sequence is being propagated across the PCI 6466, and the Write transaction is not a Locked transaction.

When a Target Retry is returned to a Delayed transaction initiator, the initiator must repeat the transaction with the same address and bus command, as well as the data if this is a Write transaction, within the time frame specified by the Master Timeout value; otherwise, the transaction is discarded from the buffers.

8.6.4.2 Target Disconnect

The PCI 6466 returns a Target Disconnect to an initiator when the PCI 6466:

- · Reaches an internal Address boundary
- Reaches a 4-KB boundary for a Posted Memory Write cycle
- · Cannot accept further Write data
- · Contains no further Read data to deliver

8.6.4.3 Target Abort

The PCI 6466 returns a Target Abort to an initiator when the PCI 6466:

- Returns a Target Abort from the intended target
- Detects a Master Abort on the target, and the Master Abort Mode bit is set (Transparent mode— BCNTRL[5]=1; PCI:3Eh, Non-Transparent mode— BCNTRL[5]=1; PCI:42h Shadow register)
- Cannot obtain Delayed Read data from the target nor deliver Delayed Write data to the target after 2²⁴ attempts

When returning a Target Abort to the initiator, the PCI 6466 sets the Status register Signaled Target Abort bit corresponding to the initiator interface. (Refer to Table 8-14.)

Table 8-14. Response to Target Abort

Mode	Initiator (Primary Bus)	Initiator (Secondary Bus)		
Transparent	PCISR[11]=1; PCI:06h	PCISR[12]=1; PCI:06h		
Non-Transparent	PCISR[11]=1; Primary PCI:06h, Secondary PCI:46h	PCISR[12]=1; Primary PCI:06h, Secondary PCI:46h		

9 ADDRESS DECODING

This section describes address decoding, including Address ranges, Memory address decoding, ISA mode, VGA and private device support, and address translation.

9.1 OVERVIEW

The PCI 6466 uses three Address ranges to control I/O and Memory Transaction forwarding across the bridge. These address ranges are defined by Base and Limit Address registers in Configuration space.

9.2 ADDRESS RANGES

The PCI 6466 uses the following Address ranges to determine which I/O and Memory transactions are forwarded from the primary-to-secondary PCI Bus, and from the secondary-to-primary PCI Bus:

- One 32-Bit I/O Address range
- One 32-Bit Memory-Mapped I/O (non-prefetchable memory) range
- One 64-Bit Prefetchable Memory Address range

Transaction addresses falling within these ranges are forwarded downstream from the primary-to-secondary PCI Bus. Transaction addresses falling outside these ranges are forwarded upstream from the secondary-to-primary PCI Bus.

9.2.1 I/O Address Decoding

The PCI 6466 uses the following mechanisms, defined in Configuration space, to specify the I/O Address space for downstream and upstream forwarding:

- I/O Base and Limit Address registers (Base— PCIIOBAR; PCI:1Ch and PCIIOBARU16; PCI:30h, Limit—PCIIOLMT; PCI:1Dh and PCIIOLMTU16; PCI:32h)
- ISA Enable bit (Transparent mode—BCNTRL[2]; PCI:3Eh, Non-Transparent mode—BCNTRL[2]; PCI:42h)
- VGA Enable bit (Transparent mode—BCNTRL[3]; PCI:3Eh, Non-Transparent mode—BCNTRL[3]; PCI:42h)
- VGA Palette Snoop Enable bit (Transparent mode—PCICR[5]; PCI:04h, Non-Transparent mode—PCICR[5]; Primary PCI:04h, Secondary PCI:44h)

To enable downstream I/O transaction forwarding, the Command register I/O Space Enable bit must be set (Transparent mode—PCICR[0]=1; PCI:04h, Non-Transparent mode—PCICR[0]=1; Primary PCI:04h, Secondary PCI:44h). If the I/O Space Enable bit is not set, I/O transactions initiated on the primary bus are ignored. To enable upstream I/O transaction forwarding, the Command register Master Enable bit must be set (Transparent mode—PCICR[2]=1; Non-Transparent mode—PCICR[2]=1; PCI:04h. Primary PCI:04h, Secondary PCI:44h). If the Master Enable bit is not set, the PCI 6466 ignores I/O and Memory transactions initiated on the secondary bus. Setting the Master Enable bit also allows upstream Memory transaction forwarding.

Caution: If any configuration state affecting I/O transaction forwarding is changed by a Configuration Write operation on the primary bus when there are ongoing I/O transactions on the secondary bus, the PCI 6466 response to the secondary bus I/O transactions is unpredictable. Configure the I/O Base and Limit Address registers, and ISA Enable, VGA Enable, and VGA Palette Snoop Enable bits before setting the I/O Space Enable and Master Enable bits, and subsequently change these registers only when the primary and secondary PCI Buses are idle.

9.2.1.1 I/O Base and Limit Address Registers

The PCI 6466 implements one set of I/O Base and Limit Address registers in Configuration space that define an I/O Address range for downstream forwarding. The PCI 6466 supports 32-bit I/O addressing, which allows I/O addresses downstream from the PCI 6466 to be mapped anywhere in a 4-GB I/O Address space.

I/O transactions with addresses that fall inside the I/O Base and Limit register-defined range are forwarded downstream from the primary-to-secondary PCI Bus. I/O transactions with addresses that fall outside this forwarded upstream from the range are secondary-to-primary PCI Bus. The I/O range can be disabled by setting the I/O Base address to a value greater than that of the I/O Limit address. When the I/ O range is disabled, all I/O transactions are forwarded upstream (no I/O transactions are forwarded downstream).

The I/O Base register consists of an 8-bit field (PCIIOBAR; PCI:1Ch) and 16-bit (PCIIOBARU16; PCI:30h). The upper four bits of the 8-bit field define bits [15:12] of the I/O Base address. The lower four Read-Only bits are hardcoded to 0001b to indicate 32-bit I/O addressing support. Bits [11:0] of the Base address are assumed to be 0h, which naturally aligns the Base address to a 4-KB boundary with a minimum granularity of 4 KB. The 16 bits contained in the I/O Base Upper 16 Bits register (PCIIOBARU16; PCI:30h) define AD[31:16] of the I/O Base address. All 16 bits are read/write. After a primary bus or chip reset, the I/O Base address value is initialized to 0000_0001h.

The I/O Limit register consists of an 8-bit field (PCIIOLMT: PCI:1Dh) and а 16-bit field (PCIIOLMTU16; PCI:32h). The upper four bits of the 8-bit field define bits [15:12] of the I/O Limit address. The lower four Read-Only bits are hardcoded to 0001b to indicate 32-bit I/O addressing support. Bits [11:0] of the Limit address are assumed to be FFFh, which naturally aligns the Limit address to the top of a 4-KB I/O Address block. The 16 bits contained in the I/O Limit Upper 16 Bits register (PCIIOLMTU16; PCI:32h) define AD[31:16] of the I/O Limit address. All 16 bits are read/write. After a primary bus or chip reset, the I/O Limit address value is reset to 0000_0FFfh.

Note: Write these registers with their appropriate values before setting the Command register Master or I/O Space Enable bit (Transparent mode—PCICR[2 or 0]=1; PCI:04h, Non-Transparent mode—PCICR[2 or 0]=1; Primary PCI:04h, Secondary PCI:44h, respectively).

9.3 MEMORY ADDRESS DECODING

The PCI 6466 has three mechanisms for defining Memory Address ranges for Memory transaction forwarding:

- Memory-Mapped I/O Base and Limit Address registers (PCIMBAR; PCI:20h and PCIMLMT; PCI:22h, respectively)
- Prefetchable Memory Base and Limit Address registers (Base—PCIPMBAR; PCI:24h and PCIPMBARU32; PCI:28h, Limit—PCIPMLMT; PCI:26h and PCIPMLMTU32; PCI:2Ch)
- VGA mode (Transparent mode—BCNTRL[3]=1; PCI:3Eh, Non-Transparent mode—BCNTRL[3]=1; PCI:42h Shadow register)

This subsection describes the first two mechanisms. VGA mode is described in Section 9.5.1.

To enable downstream Memory transaction forwarding, the Command register Memory Space Enable bit must be set (Transparent mode—PCICR[1]=1; PCI:04h, Non-Transparent mode—PCICR[1]=1; Primary PCI:04h, Secondary PCI:44h). To enable upstream Memory transaction forwarding, the Command register Master Enable bit must be set (Transparent mode—PCICR[2]=1; PCI:04h, Non-Transparent mode—PCICR[2]=1; Primary PCI:04h, Secondary PCI:44h). Setting the Master Enable bit also enables upstream I/O transaction forwarding.

Caution: If any configuration state affecting Memory transaction forwarding is changed by a Configuration Write operation on the primary bus when there are ongoing memory transactions on the secondary bus, response to the secondary bus Memory transactions is unpredictable. Configure the Memory-Mapped I/O Base and Limit Address registers, Prefetchable Memory Base and Limit Address registers, and VGA Enable bit before setting the Memory Space Enable and Master Enable bits, and subsequently change these registers only when the primary and secondary PCI Buses are idle.

9.3.1 Memory-Mapped I/O Base and Limit Address Registers

Memory-mapped I/O is also referred to Non-Prefetchable memory. The Memory-Mapped I/O Base and Limit Address registers define an Address range that the PCI 6466 uses to determine when to forward Memory commands. The PCI 6466 forwards a Memory transaction from the primary-to-secondary interface if the Transaction address falls within the Memory-Mapped I/O Address range. The PCI 6466 ignores Memory transactions initiated on the secondary interface that fall into this Address range. Transactions that fall outside this Address range are ignored on the primary interface and forwarded upstream from the secondary interface (provided that the transactions do not fall into the Prefetchable Memory range, or are not forwarded downstream by the VGA mechanism).

The Memory-Mapped I/O Address range supports only 32-bit addressing. *P-to-P Bridge r1.2* does not provide for 64-bit addressing in the Memory-Mapped I/O space. The Memory-Mapped I/O Address range has a granularity and alignment of 1 MB and a maximum range of 4 GB.

The Memory-Mapped I/O Address range is defined by a 16-bit Memory-Mapped I/O Base Address register (BAR) and a 16-bit Memory-Mapped I/O Limit Address register (PCIMBAR; PCI:20h and PCIMLMT; PCI:22h, respectively). The upper 12 bits of each of these registers correspond to bits [31:20] of the Memory address. The lower four bits are hardcoded to 0h. The lower 20 bits of the Memory-Mapped I/O Base address are assumed to be 0h, which results in a natural alignment to a 1-MB boundary. The lower 20 bits of the Memory-Mapped I/O Limit address are assumed to be F_FFFFh, which results in an alignment to the top of a 1-MB block.

Note: Write the PCIMBAR and PCIMLMT registers with their appropriate values before setting the Command register Memory Space Enable or Master Enable bit.

To disable the Memory-Mapped I/O Address range, write the Memory-Mapped I/O Base Address register with a value greater than that of the Memory-Mapped I/O Limit Address register.

9.3.2 Prefetchable Memory Base and Limit Address Registers

Locations accessed in the Prefetchable Memory Address range must have true memory-like behavior and not exhibit side effects when read (*that is*, extra reads to a prefetchable memory location must *not* have side effects). The PCI 6466 prefetches for all types of Memory Read commands in this Address space.

The PCI 6466 Prefetchable Memory Base and Limit Address registers define an Address range that the PCI 6466 uses to determine when to forward Memory transactions. The PCI 6466 forwards a Memory transaction from the primary-to-secondary interface, if the Transaction address falls within the Prefetchable Memory Address range. The PCI 6466 ignores Memory transactions initiated on the secondary interface that fall into this address range. The PCI 6466 does not respond to transactions that fall outside this address range on the primary interface and forwards those transactions upstream from the secondary interface (provided that the transactions do not fall into the Memory-Mapped I/O Address range, or are not forwarded by the VGA mechanism).

The PCI 6466 Prefetchable Memory range supports 64-bit addressing and provides additional registers to define the upper 32 bits of the Prefetchable Memory Base and Limit addresses. For address comparison, a Single Address Cycle (SAC; 32-bit address) Prefetchable Memory transaction is treated as a 64-bit Address transaction, where the upper 32 bits of the address are equal to 0h. This upper 32-bit value of 0h is compared to the Prefetchable Memory Base and Limit Address Upper 32 Bits registers. The Prefetchable Memory Base Address Upper 32 Bits register must be 0h to pass SAC transactions downstream.

The Prefetchable Memory Address range is defined by a 16-bit Prefetchable Memory Base Address register and a 16-bit Prefetchable Memory Limit Address register (PCIPMBAR; PCI:24h and PCIPMLMT; PCI:26h, respectively). The upper 12 bits of each of these registers correspond to bits [31:20] of the Memory address. The lower four Read-Only bits are hardcoded to 1h, indicating 64-bit address support. The lower 20 bits of the Prefetchable Memory Base address are assumed to be 0h, which results in a natural alignment to a 1-MB boundary. The lower

20 bits of the Prefetchable Memory Limit address are assumed to be F_FFFFh, which results in an alignment to the top of a 1-MB block. The maximum Memory Address range is 4 GB for 32-bit addressing, and 2⁶⁴ bytes for 64-bit addressing.

Note: Write the PCIPMBAR and PCIPMLMT registers with their appropriate values before setting the Command register Memory Space Enable or Master Enable bit.

To disable the Prefetchable Memory Address range, write the Prefetchable Memory Base Address register with a value greater than that of the Prefetchable Memory Limit Address register. The entire Base register value must be greater than the entire Limit register value (*that is*, the upper 32 bits must be considered). Therefore, to disable the Address range, the Upper 32 Bits registers can both be set to the same value, while the lower Base register is set to a value greater than that of the lower Limit register; otherwise, the Upper 32-bit Base register must be greater than the Upper 32-bit Limit register.

9.4 ISA MODE

The PCI 6466 supports ISA mode by providing the Bridge Control register ISA Enable bit in Configuration space (Transparent mode—BCNTRL[2]=1; PCI:3Eh, Non-Transparent mode—BCNTRL[2]=1; PCI:42h Shadow register). ISA mode modifies the PCI 6466 response inside the I/O Address range to support I/O space mapping in the presence of an ISA Bus in the system. This bit only affects the PCI 6466 response when the following conditions are met:

- Transaction falls inside the Address range defined by the I/O Base and Limit Address registers, and
- Address also falls inside the first 64 KB of I/O space (Address bits [31:16]=0h)

When the ISA Enable bit is set, the PCI 6466 does *not* forward downstream I/O transactions that address the upper 768 bytes of each aligned 1-KB block. Only those transactions addressing the lower 256 bytes of an aligned 1-KB block inside the Base and Limit I/O Address range are forwarded downstream. Transactions above the 64-KB I/O Address boundary are forwarded, as defined by the I/O Base and Limit register Address range.

Additionally, if the ISA Enable bit is set, the PCI 6466 forwards upstream those I/O transactions that address the upper 768 bytes of each aligned 1-KB block within the first 64 KB of I/O space. The Command Configuration register Master Enable bit must also be set (Transparent mode—PCICR[2]=1; PCI:04h, Non-Transparent mode—PCICR[2]=1; Primary PCI:04h, Secondary PCI:44h) to enable upstream forwarding. All other I/O transactions initiated on the secondary bus are forwarded upstream if the transactions fall outside the I/O Address range.

When the ISA Enable bit is set, devices downstream of the PCI 6466 can have I/O space mapped into the first 256 bytes of each 1-KB segment below the 64-KB boundary, or anywhere in I/O space above the 64-KB boundary.

9.5 VGA SUPPORT

The PCI 6466 provides two modes for VGA support:

- VGA mode, supporting VGA-compatible addressing
- VGA Snoop mode, supporting VGA palette forwarding

9.5.1 VGA Mode

When a VGA-compatible device exists downstream from the PCI 6466, enable VGA mode by setting the Bridge Control register VGA Enable bit (Transparent mode—BCNTRL[3]=1; PCI:3Eh, Non-Transparent mode—BCNTRL[3]=1; PCI:42h Shadow register). When operating in VGA mode, the PCI 6466 forwards downstream those transactions that address the VGA Frame Buffer Memory and VGA I/O registers, regardless of the I/O Base and Limit Address register values. The PCI 6466 ignores transactions initiated on the secondary interface addressing these locations.

The VGA Frame buffer resides in the Memory Address range—000A_0000h to 000B_FFFFh.

Read transactions to Frame Buffer memory are treated as non-prefetchable. The PCI 6466 requests only a single Data transfer from the target, and Read Byte Enable bits are forwarded to the target bus.

The VGA I/O addresses consist of I/O addresses 3B0h to 3BBh and 3C0h to 3DFh.

These I/O addresses are aliased every 1 KB throughout the first 64 KB of I/O space [that is, Address bits [15:10] are not decoded and can be any value, while Address bits [31:16] must be all zeros (0)].

VGA BIOS addresses starting at C_0000h are *not* decoded in VGA mode.

9.5.2 VGA Snoop Mode

The PCI 6466 provides VGA Snoop mode, allowing for VGA Palette Write transactions to be forwarded downstream. This mode is used when a graphics device downstream from the PCI 6466 must snoop or respond to VGA Palette Write transactions. To enable the mode, set the Command register VGA Palette Snoop Enable bit (Transparent mode—PCICR[5]=1; PCI:04h, Non-Transparent mode—PCICR[5]=1; Primary PCI:04h, Secondary PCI:44h). The PCI 6466 claims VGA Palette Write transactions by asserting DEVSEL# in VGA Snoop mode.

When the VGA Palette Snoop Enable bit is set, the PCI 6466 forwards downstream transactions with I/O addresses 3C6h, 3C8h, and 3C9h.

These addresses are also forwarded as part of the previously described VGA Compatibility mode. Again, Address bits [15:10] are *not* decoded, while Address bits [31:16] must be equal to 0h (*that is*, these addresses are aliased every 1 KB throughout the first 64 KB of I/O space).

Note: If both the VGA Enable and VGA Palette Snoop Enable bits are set (BCNTRL[3]=1 and PCICR[5]=1, respectively), the PCI 6466 behaves as if only the VGA Enable bit is set.

9.6 PRIVATE DEVICE SUPPORT

In Transparent mode, the PCI 6466 can support PCI devices that are not visible to primary port hosts or masters. These devices are referred to as *private devices* and occupy Private Memory space.

By pulling up the PRV_DEV input pin to 1, the PCI 6466 enables use of Private Memory space at power-up. The Private Memory range must be set up by driver software. The PCI 6466 does not respond to accesses to this Private Memory range on the primary or secondary port.

When PRV_DEV=1, in conjunction with the Private Memory range, secondary IDSELs using S_AD[23:16] are also re-routed to S_AD24. If S_AD24 is not

connected to a PCI device, Type 1 accesses by the primary host to secondary PCI devices using S_AD[23:16] as IDSEL are Master Aborted on the secondary port.

The Private Device and Memory Enable bits (CCNTRL[3:2]; PCI:40h, respectively) are initialized by the PRV_DEV input pin state. However, software can change the values of these bits after reset.

9.7 ADDRESS TRANSLATION

The PCI 6466 provides an address translation mechanism to accommodate various memory maps on the primary and secondary buses. Address translation is supported for both downstream and upstream PCI cycles. When enabled, PCI cycles accessing a specific Address range on the initiator bus pass through to the target bus as the same type of transaction, but with a different address, as specified by the Address Translation Control registers. [Refer to Section 6.1.2.19, "Address Translation Control" (Transparent mode) and Section 6.2.4.13, "Address Translation Control" (Non-Transparent mode).]

9.7.1 Base Address Registers

The PCI 6466 supports a maximum of three translatable Address ranges. The resource configuration is performed through three Base Address registers—BAR 0, 1, and 2. Each Base Address register (BAR) has a 32-bit Translation and an 8-bit Configuration register associated with it. BAR 0 can be configured as a 32-bit I/O or Memory BAR. BAR 1 and BAR 2 are 32-bit BARs, but can optionally be configured as a single 64-Bit Memory BAR. Each follows the standard BAR definition described in PCI r3.0. There are two sets of these registers—one each for downstream and upstream translation.

Each Base Address register has a programmable Translation Address register. If translation is enabled, the PCI 6466 uses these registers to translate the address of each cycle accessing Memory or I/O space, specified in one of the Base Address registers.

9.7.2 Transparent Mode Address Translation

Normally, address translation is not used when the PCI 6466 is configured to operate in Transparent mode. If address translation is not required, the registers referred to in this subsection should remain in their default state.

Address translation for transparent PCI-to-PCI bridges is a non-standard function and the method of operation when using this feature is specific to PLX devices.

When operating in Non-Transparent mode, the secondary bus, including the PCI 6466, must be configured by an intelligent host. This may be an issue in embedded systems where address translation is required, but the systems on the secondary bus do not retain the ability to enumerate a PCI system.

When using Transparent mode address translation, all PCI Bus enumeration is controlled by the primary bus host, thereby allowing address translation in systems with non-intelligent devices attached to the secondary bus.

9.7.2.1 Address Translation Method

The address translation method used by the PCI 6466 when configured in Transparent mode is similar to the method used in Non-Transparent mode. The address translation method used by the PCI 6466, is as follows.

The host must be on the bridge primary bus, because the PCI 6466 does not respond to Type 0 Configuration accesses from the secondary bus.

Address translation between the bridge primary and secondary ports is configured using Downstream and Upstream BARs and downstream and upstream Translation Address and Mask BARs. The Base address is programmed into the appropriate BAR and the region size is determined by the appropriate Translation Mask register.

Note that the PCI 6466 only performs address translation if the address on the primary or secondary PCI Bus falls within one of the Address Translation regions. In addition, for primary-to-secondary address translation, the Address Translation regions must be within the standard Memory Base and Limit

(PCIMBAR; PCI:20h and PCIMLMT; PCI:22h, respectively) or the host-configured I/O Base and Limit (PCIIOBAR; PCI:1Ch and PCIIOLMT; PCI:1Dh, respectively) regions. For secondary-to-primary address translation, the Address Translation regions must be outside the host-configured Memory and I/O regions.

9.7.2.2 Register Access

Because address translation in transparent PCI-to-PCI bridges is a non-standard operation, access to the registers may require additional software to be written.

Tables 9-1 (Transparent and Non-Transparent modes) and 9-2 (Transparent mode only) list the Extended and Shadowed registers required for address translation configuration.

The Extended registers are accessed using the Extended Register Index and Data registers (EXTRIDX; PCI:D3h and EXTRDATA; PCI:D4h, respectively).

The Address Translation BARs occupy locations that are *reserved* or used by other registers in the standard PCI-to-PCI Bridge Configuration header. To allow the BARs to be programmed without overwriting the standard PCI-to-PCI bridge information access to these registers, the PCI 6466 is protected by bits in the Hot Swap Switch and ROR Control register (HSSRRC[6:5]; PCI:9Ch). This also ensures that normal PCI-to-PCI bridge configuration does not accidentally set up address translation.

The Downstream BARs can be accessed using normal PCI Configuration Read/Write cycles if the Hot Swap Switch and ROR Control register Downstream Translation BAR Access bit is set to 1 (HSSRRC[5]=1; PCI:9Ch).

The Upstream BARs can be accessed using normal PCI Configuration Read/Write cycles if the Hot Swap Switch and ROR Control register Upstream Translation BAR Access bit is set to 1 (HSSRRC[6]=1; PCI:9Ch).

To avoid operational issues, reset HSSRRC[6:5] to 00b after the BARs are configured.

Table 9-1. Extended Register Map (Used in Address Translation)-Offset from Extended Register Index

Extended Register Index	31 24	23 16	15 8	7 0	Writable	Serial EEPROM Writable
08h		Upstream BAR 0 T	ranslation Address		Yes	Yes
09h		Upstream BAR 1 T	ranslation Address		Yes	Yes
0Ah	Upstream BAR 2 or Upstream BAR 1 Upper 32 Bits Translation Address					Yes
0Bh	Upstream Translation Enable	Upstream BAR 2 Translation Mask	Upstream BAR 1 Translation Mask	Upstream BAR 0 Translation Mask	Yes	Yes
0Ch	Downstream BAR 0 Translation Address					Yes
0Dh		Downstream BAR 1	Translation Address		Yes	Yes
0Eh	Downstream BAR 2 or Downstream BAR 1 Upper 32 Bits Translation Address					Yes
0Fh	Downstream Translation Enable	Downstream BAR 2 Translation Mask	Downstream BAR 1 Translation Mask	Downstream BAR 0 Translation Mask	Yes	Yes

Note: When the serial EEPROM is set to initialize for Universal Non-Transparent mode applications, these registers also activate translation in Universal Transparent mode if PRV_DEV=1. (Refer to Section 9.7.2, "Transparent Mode Address Translation," and Section 9.7.3, "Non-Transparent Mode Address Translation," for further details.)

Table 9-2. PCI Configuration Shadowed Registers (Used in Address Translation)—Transparent Mode

PCI Configuration Register Address Primary Offset	To ensure software compatibility with other versions of the PCI 6466 family and to ensure compatibility with future enhancements, write 0 to all unused bits. 31 0	PCI Writable	Serial EEPROM Writable
10h	Downstream I/O BAR 0	Only if HSSRRC[5]=1; PCI:9Ch	No
14h	Downstream Memory BAR 1	Only if HSSRRC[5]=1; PCI:9Ch	No
18h	Downstream Memory BAR 2 or Downstream Memory BAR 1 Upper 32 Bits	Only if HSSRRC[5]=1; PCI:9Ch	No
10h	Upstream I/O or Memory BAR 0	Only if HSSRRC[6]=1; PCI:9Ch	No
14h	Upstream Memory BAR 1	Only if HSSRRC[6]=1; PCI:9Ch	No
18h	Upstream Memory BAR 2 or Upstream Memory BAR 1 Upper 32 Bits	Only if HSSRRC[6]=1; PCI:9Ch	No

Note: The registers listed in Table 9-2 can be written to only when the appropriate Hot Swap Switch and Read-Only register bit is set to 1 (HSSRRC[6 or 5]=1; PCI:9Ch). To allow normal device operation, HSSRRC[6:5] must be reset to 00b after the registers are configured.

9.7.2.3 Address Translation on Primary-to-Secondary (Downstream) Transactions

The standard PCI-to-PCI Bridge Memory and I/O Base and Limit registers specify the Address range within the primary PCI Memory map and I/O Memory map, to which the PCI 6466 responds. Transactions within these regions are forwarded to the secondary bus.

The PCI 6466 retains two Memory regions and one I/O region configured for address translation. These regions must fall within the Base/Limit range of the previously noted Memory and I/O spaces.

To program the Downstream BARs, set the Hot Swap Switch and ROR Control register Downstream Translation BAR Access bit (HSSRRC[5]=1; PCI:9Ch). (Refer to Section 9.7.2.2.)

The Base addresses of the three Downstream Memory regions are configured using the Downstream Memory BARs (Transparent mode—PCIBAR0; Primary PCI:10h, PCIBAR1; Primary PCI:14h and PCIBAR2; Primary PCI:18h, Non-Transparent mode— PCIBARO; Primary PCI:10h, Secondary PCI:50h, PCIBAR1; Primary PCI:14h, Secondary PCI:54h and PCIBAR2; Primary PCI:18h, Secondary PCI:58h). Program these registers with the lowest (Base) address of the region in which memory translation is to occur. To ensure correct decoding, the Base address must be a multiple of the range (or size) of the Address Translation region. (For example, if the range is 1 MB, then suitable Base addresses would be 0000_0000h, 0010_0000h, 0020_0000h, and forth.)

The Downstream Translation Mask registers (DWNBAR1MSK[15:8], EXT:0Fh and DWNBAR2MSK [23:16], EXT:0Fh) determine the range (or size) of the Address Translation regions. The range must be a power of 2; therefore, the range is specified by programming the appropriate power in the Mask register. (*For example*, 4 MB = 2^{22} , so if a 4-MB range is required, program the value 22d into the appropriate Mask register.)

When an Address Translation region is mapped into Memory space, the minimum range is 1 MB for DWNBAR1MSK and 4 KB for DWNBAR2MSK. Smaller ranges may be programmed into these

registers; however, the smaller range may result in unpredictable device behavior.

PCIBAR1 and PCIBAR2 may be combined to allow 64-bit address translation. In this case, PCIBAR1 represents the lower 32 bits, and PCIBAR2 the upper 32 bits, of the Base address. To enable 64-bit address translation, set DWNBAR1MSK[14]=1.

DWNBAR0MSK[7] (Non-Transparent mode only), DWNBAR1MSK[15], and DWNBAR2MSK[23] are used to determine whether a region is prefetchable. This allows the Address Translation region to be mapped into Prefetchable Memory space rather than Memory space.

Program DWNTNBAR1; EXT:0Dh and DWNTNBAR2: EXT:0Eh with the Base address for address translation on the secondary bus. Whatever the transaction offset above PCIBARx, the offset is added to DWNTNBARx to obtain the transaction address on secondary bus. For example. PCIBAR1=1000 0000h and DWNTNBAR1=8000 0000h, primary bus transaction at location 1000_0100h results in a secondary bus transaction at location 8000 0100h.

The method of programming the registers for I/O address translation is the same as that for the Memory regions. In this case, the I/O region Base addresses are configured using PCIBAR0; Primary PCI:10h. As with the Memory regions, to ensure correct decoding, program the register with the lowest (Base) address of the region in which I/O translation is to occur, and the Base address as a multiple of the range (or size) of the Address Translation region.

The I/O Address Translation region range is programmed using DWNBAR0MSK[7:0], EXT:0Fh. The minimum range for correct operation is 4 KB. DWNBAR0MSK[7:6] must be set to 00b to ensure that the region is mapped into I/O space, which is not prefetchable.

Program DWNTNBAR0; EXT:0Ch with the Base address for I/O address translation on the secondary bus.

After the appropriate registers are programmed, the individual base address regions may be enabled for address translation by setting the appropriate Downstream Translation Enable bits (DWNTNE[26:24]=111b; EXT:0Fh). DWNTNE[26:24]

enable address translation on PCIBAR2, PCIBAR1, and PCIBAR0, respectively.

9.7.2.4 Address Translation on Secondary-to-Primary (Upstream) Transactions

When performing downstream address translation, the transaction address must be within the range associated with the standard PCI-to-PCI Bridge Memory and I/O Base and Limit registers for address translation to occur. In the case of upstream address translation, the transaction on the secondary bus must be outside of this region. If the transaction is within this region, the cycle is forwarded to the primary bus with the original address (*that is*, no address translation occurs).

The method of operation for upstream address translation is the same as downstream translation. However, there are three memory translation windows as Upstream PCIBAR0 (PCIUBAR0; PCI:10h) can be configured to map into Memory or I/O space. As previously stated, these registers must be configured such that the regions for address translation are outside the PCI-to-PCI Bridge Memory and I/O Base and Limit regions.

To program the Upstream BARs, set the Hot Swap Switch and ROR Control register Upstream Translation BAR Access bit (HSSRRC[6]=1; PCI:9Ch). (Refer to Section 9.7.2.2.)

The Base addresses of the three Upstream Memory regions are configured using PCIUBAR0; PCI:10h, PCIUBAR1; PCI:14h, and PCIUBAR2; PCI:18h. Program these registers with the lowest (Base) address of the region in which memory translation is to occur. To ensure correct decoding, the Base address must be a multiple of the range (or size) of the Address Translation region.

The Upstream BAR 0, 1, and 2 Translation Mask registers (UPSBARxMSK; EXT:0Bh) determine the range (or size) of the Address Translation regions.

To configure PCIUBAR0 to map into Memory space, set UPSBAR0MSK[6]=1.

The minimum range is 1 MB for UPSBAR1MSK and 4 KB for UPSBAR0MSK and UPSBAR2MSK. Smaller ranges may be programmed into these registers;

however, the smaller range may result in unpredictable device behavior

PCIUBAR1 and PCIUBAR2 may be combined to allow 64-bit address translation. In this case, PCIUBAR1 represents the lower 32 bits, and PCIUBAR2 the upper 32 bits, of the Base address. To enable 64-bit address translation, set UPSBAR1MSK[14]=1.

UPSBAR0MSK[7], UPSBAR1MSK[15], and UPSBAR2MSK[23] are used to determine whether a region is prefetchable. This allows the Address Translation region to be mapped into Prefetchable Memory space rather than Memory space.

Program UPSTNBAR0; EXT:08h, UPSTNBAR1; EXT:09h, and UPSTNBAR2; EXT:0Ah with the Base address for address translation on the primary bus. Whatever the transaction offset above PCIUBAR, add the transaction offset to the UPSTNBAR offset to obtain the transaction address on the primary bus.

The method of programming registers for I/O address translation is the same as that for the Memory regions. In this case, the I/O region Base addresses are configured using PCIUBARO; Primary PCI:10h. As with the Memory regions, to ensure correct decoding, program the register with the lowest (Base) address of the region in which I/O translation is to occur, and the Base address as a multiple of the range (or size) of the Address Translation region.

The I/O Address Translation region range is programmed using UPSBAR0MSK[7:0]; EXT:0Bh. The minimum range for correct operation is 4 KB. UPSBAR0MSK[7:6] must be set to 00b to map the region into I/O space and indicate that the region is not prefetchable.

Program UPSTNBAR0; EXT:08h with the Base address for I/O address translation on the secondary bus.

After the appropriate registers (previously noted) are programmed, the individual Base Address regions may be enabled for address translation by setting the appropriate bits of UPSTNE[26:24]; EXT:0Bh. Bits [26:24] enable address translation on PCIUBAR2, PCIUBAR1, and PCIUBAR0, respectively. Setting bit [26, 25, or 24] to 1 enables address translation on that BAR.

9.7.2.5 Serial EEPROM Configuration of Transparent Mode Address Translation

In Transparent mode, the PCI 6466 loads the serial EEPROM contents up to the end of Group 4. (Refer to Section 7, "Serial EEPROM.") The Address Translation Control registers contained in Group 5 of the serial EEPROM must be configured from the primary bus host.

However, if PRV_DEV is tied high, all serial EEPROM contents, including those in Group 5, are loaded at boot-up and, assuming that the serial EEPROM values are suitable, the host programmed only the PCIBARx and PCIUBARx registers.

Note that pulling PRV_DEV high enables private device operation. (Refer to Section 9.6 for further details.)

9.7.3 Non-Transparent Mode Address Translation

This subsection provides specific details for programming the PCI 6466 Address Translation Control registers to support non-transparent operations, illustrating a typical sequence performed by the secondary host.

The secondary host first determines which resources to make accessible to the host on the bridge primary bus. The following combinations can be provided:

- One 32-bit I/O Translated Address range and one 64-bit Memory Translated Address range
- One 32-bit I/O Translated Address range and two 32-bit Memory Translated Address ranges
- One 32-bit Memory Translated Address range and one 64-bit Memory Translated Address range
- Three 32-bit Memory Translated Address ranges

To specify resources for the primary host, the secondary host can program the Downstream BAR 0, 1, and 2 Translation Mask registers (DWNBAR0MSK, DWNBAR1MSK, and DWNBAR2MSK; EXT:0Fh, respectively). The primary interface uses these registers to configure its BARs.

The first Translation Mask register field specifies the amount of Address space the PCI 6466 requires. The value programmed in this field is interpreted as a bit position into the corresponding BAR in primary Configuration space. The BIOS determines the amount of Address space requested by the BAR by writing the value of 0Fh and reading back the register. The read value returned is ones (1) in all bit positions above the value specified in the Translation Mask register. For example, to request 4 KB of Address space, the BAR returns FFFF_F000h. This is specified in the Translation Mask register by programming a value of Bh (1011b, 11d) in the MSB position of the Address Mask field, which indicates a need for 11 zeros (0) in the address size, or 4 KB.

The Downstream BAR 0 Translation Mask register has a BAR Type bit (DWNBAR0MSK[6]; EXT:0Fh), which can be used to specify whether BAR 0 indicates an I/O or Memory range. This bit is reflected in the PCI Downstream I/O BAR 0 register (PCIBAR0[0]; Primary PCI:10h). In addition, the Prefetchable bit (DWNBAR0MSK[7]; EXT:0Fh) specifies whether the Address register points to Prefetchable Address space, and is reflected in the corresponding BAR 0 register, bits [2:1], if specified as a Memory range.

Note: In Transparent mode, PCIBAR0 must map into I/O space (not prefetchable) and DWNBAR0MSK[7] is **not** used. In Non-Transparent mode, DWNBAR0MSK[7] can map into either I/O or Memory space.

The Downstream BAR 1 Translation Mask register (DWNBAR1MSK; EXT:0Fh) can only configure the Downstream Memory BAR 1 register (PCIBAR1; Primary PCI:14h). PCIBAR1 can be configured as prefetchable or non-prefetchable by way of the Prefetchable bit (DWNBAR1MSK[15]; EXT:0Fh). In addition, the BAR Type bit (DWNBAR1MSK[14]; EXT:0Fh) allows configuration as a 32- or 64-bit register. If programmed as a 64-bit register, there is no need to program the Downstream BAR 2 Translation Mask register (DWNBAR2MSK; EXT:0Fh).

The Downstream BAR 2 Translation Mask register can configure the third Base Address register (PCIBAR2; Primary PCI:18h) as a 32-bit Base Address register only, and can be selected as a Prefetchable or Non-Prefetchable Address range by way of the Prefetchable bit (DWNBAR2MSK[23]; EXT:0Fh).

After programming the Mask registers, the secondary host programs the Downstream BAR 0, 1, and 2 Translation Address registers (DWNTNBAR0; EXT:0Ch, DWNTNBAR1; EXT:0Dh, and DWNTNBAR2; EXT:0Eh, respectively). The programmed addresses are the starting address of each of the shared Address spaces on the secondary interface Address map.

At this point, the secondary host has completed its programming and allows the primary bus to be configured, unless P_BOOT=0 and is indicated otherwise by the S_PORT_READY bit (UPSTNE [31]=0; EXT:0Bh).

The primary bus BARs can be configured by BIOS, but require software to enable translation by programming the Downstream Translation Enable register (DWNTNE; EXT:0Fh).

Alternately, these registers can be programmed into the serial EEPROM device, to be autoloaded during power-up.

10 TRANSACTION ORDERING

This section describes the ordering rules that control PCI transaction forwarding across the PCI 6466. To maintain data coherency and consistency, the PCI 6466 complies with the ordering rules set forth in *PCI r3.0.* For a detailed discussion of transaction ordering, refer to *PCI r3.0*, Appendix E.

To maintain data coherency and consistency, the PCI 6466 complies with *PCI r3.0* cross-bridge transaction ordering rules.

10.1 TRANSACTIONS GOVERNED BY ORDERING RULES

Ordering relationships are established for the following transaction classes that cross the PCI 6466:

- Posted Write Transactions (Comprised of Memory Write, and Memory Write and Invalidate, Transactions)—Completed at the source before completing at the destination (that is, data is written into intermediate Data buffers before reaching the target).
- Delayed Write Request Transactions
 (Comprised of I/O Write and Configuration Write
 Transactions)—Terminated by Target Retry
 on the initiator bus and queued in the Delayed
 Transaction queue. A Delayed Write transaction
 must complete on the target bus before completing
 on the initiator bus.
- Delayed Write Completion Transactions
 (Comprised of I/O Write and Configuration Write
 Transactions)—Completed on the target bus,
 with the target response queued in the buffers.
 A Delayed Write Completion transaction proceeds
 in the direction opposite to that of the original
 Delayed Write request (that is, the transaction
 proceeds from target-to-initiator bus).
- Delayed Read Request Transactions
 (Comprised of all Memory Read, I/O Read, and
 Configuration Read Transactions)—Terminated
 by Target Retry on the initiator bus and queued in
 the Delayed Transaction queue.
- Delayed Read Completion Transactions (Comprised of all Memory Read, I/O Read, and Configuration Read Transactions)—Completed on the target bus, and the Read data was queued in the Read Data buffers. A Delayed Read Completion transaction proceeds in the direction opposite that of the original Delayed Read request (that is, the transaction proceeds from target-to-initiator bus).

The PCI 6466 does *not* combine, merge, nor collapse Write transactions:

- Combine separate Write transactions into a single Write transaction—This optimization is best implemented in the originating master.
- Merge bytes on separate Masked Write transactions to the same Dword address— This optimization is also best implemented in the originating master.
- Collapse sequential Write transactions to the same address into a single Write transaction— PCI r3.0 does not allow collapsing of transactions.

10.2 GENERAL ORDERING GUIDELINES

PCI-independent transactions on the primary and secondary buses have a relationship only when those transactions cross the PCI 6466.

The following general ordering guidelines govern transactions crossing the PCI 6466:

- Ordering relationship of a transaction, with respect to other transactions, is determined when the transaction completes (that is, when a transaction ends with a Termination other than Target Retry).
- Requests terminated with a Target Retry can be accepted and completed in any order with respect to other transactions terminated with a Target Retry. If the order of completion of Delayed requests is important, the initiator should not start a second Delayed transaction until the first one completes. If more than one Delayed transaction is initiated, the initiator should repeat all the Delayed transaction requests, using a fairness algorithm. Repeating a Delayed transaction cannot be contingent upon completion of another Delayed transaction; otherwise, deadlock may occur.
- Write transactions flowing in one direction have no ordering requirements with respect to Write transactions flowing in the other direction. The PCI 6466 can simultaneously accept Posted Write transactions on both interfaces, as well as simultaneously initiate Posted Write transactions on both interfaces.

- Acceptance of a Posted Memory Write transaction as a target can never be contingent on the completion of an Unlocked, Unposted transaction as a master. This is true of the PCI 6466 and must also be true of other bus agents; otherwise, deadlock may occur.
- PCI 6466 accepts Posted Write transactions, regardless of the state of completion of Delayed transactions being forwarded across the PCI 6466.

10.3 ORDERING RULES

The following ordering rules describe the transaction relationships. Each ordering rule is followed by an explanation, and the ordering rules are referred to by number in Table 10-1. These ordering rules apply to Posted Write transactions, Delayed Write and Read requests, and Delayed Write and Read Completion transactions crossing the PCI 6466 in the same direction. Note that Delayed Completion transactions cross the PCI 6466 in the direction opposite that of the corresponding Delayed requests.

 Posted Write—Posted Write transactions must complete on the target bus in the order in which the transactions were received on the initiator bus.
 The subsequent Posted Write transaction could be setting a flag that covers the data in the first Posted Write transaction. If the second transaction were to complete before the first transaction, devices

checking that flag could subsequently be using

stale data.

- 2. **Delayed Write Request**—Delayed Write requests *cannot* pass previously queued Posted Write data. As in the case of Posted Memory Write transactions, the Delayed Write transaction might be setting a flag regarding data in the Posted Write transaction. If the Delayed Write request were to complete before the earlier Posted Write transaction, devices checking the flag could subsequently be using stale data.
- 3. Delayed Read Request—Delayed Read requests traveling in the same direction as previously queued Posted Write transactions must push the Posted Write data ahead of it. The Posted Write transaction must complete on the target bus before the Delayed Read request can be attempted on the target bus.

- The Read transaction might be in the same location as the Write data; therefore, if the Read transaction were to pass the Write transaction, the read would return stale data.
- 4. Delayed Write Completion—Posted Write transactions must be provided opportunities to pass Delayed Read and Write requests and completions. Otherwise, deadlock may occur when bridges that support Delayed transactions are used in the same system with bridges that do not support Delayed transactions. A fairness algorithm is used to arbitrate between the Posted Write and Delayed Transaction queues.
 - The PCI 6466 can return Delayed Read transactions in a different order than requested if the DRT Out-of-Order Enable bit is set to 1 (MSCOPT[2]=1; PCI:46h). Requested cycles can execute out of order across the bridge, if all other ordering rules are satisfied. Therefore, if the PCI 6466 starts a Delayed transaction that is Retried by the target, the PCI 6466 can execute another transaction in the Delayed Transaction Request queue. Also, if there are Delayed Write and Read requests in the queue, and the Read Data FIFOs are full, the PCI 6466 may execute the Delayed Write request before the Delayed Read request.
- 5. Delayed Read Completion—Delayed Read completions must "pull" ahead of previously queued Posted Write data traveling in the same direction. In this case, the Read data is traveling in the same direction as the Write data, and the initiator of the Read transaction is on the same side of the bridge as the target of the Write transaction. The Posted Write transaction must complete on the target before Read data is returned to the initiator.

The Read transaction could be to a Status register of the initiator of the Posted Write data and therefore should not complete until the Write transaction is complete.

The PCI 6466 can generate cycles across the bridge in the same order requested if the Miscellaneous Options register DRT Out-of-Order Enable bit is set (MSCOPT[2]=1; PCI:46h). By default, requested cycles can execute out of order across the bridge if all other ordering rules are satisfied. Therefore, if the PCI 6466 begins a Delayed transaction that is Retried by the target, the PCI 6466 can execute another transaction in the Delayed Transaction Request queue. Additionally, if there is both Delayed Write and Delayed Read requests in the queue, and the Read Data FIFO is full, the PCI 6466 may execute the Delayed Write request before the Delayed Read request.

On cycle completion, the PCI 6466 may complete cycles in a different order than that requested by the initiator.

10.4 DATA SYNCHRONIZATION

Data synchronization refers to the relationship between interrupt signaling and data delivery. *PCI r3.0* provides the following alternative methods for synchronizing data and interrupts:

- Device signaling the interrupt performs a read of the data just written (software)
- Device driver performs a Read operation to any register in the interrupting device before accessing data written by the device (software)
- System hardware guarantees that Write buffers are flushed before interrupts are forwarded

The PCI 6466 does not have a hardware mechanism to guarantee data synchronization for Posted Write transactions. Therefore, all Posted Write transactions must be followed by a Read operation, from the PCI 6466 to the location recently written (or some other location along the same path), or from the device driver to a PCI 6466 register.

Table 10-1. PCI Transaction Ordering Summary

Pass	Posted Write	Delayed Write Request	Delayed Read Request	Delayed Write Completion	Delayed Read Completion
Posted Write	N ¹	Y ⁴	Y ⁴	Υ ⁴	Υ ⁴
Delayed Write Request	N ⁵	Y	Y	Y	Υ
Delayed Read Request	N ³	Y	Y	Y	Υ
Delayed Write Completion	Y	Y	Y	Y	Y
Delayed Read Completion	N ²	Y	Y	Υ	Υ

Legend.

Superscript Number = Refers to the five applicable ordering rules listed in Section 10.3. Many entries are not governed by these ordering rules; therefore, the implementation can choose whether the transactions pass each other.

Y = Transactions may be completed out of order or "pass" each other.

N = Row transaction must **not** pass the column transaction.

11 ERROR HANDLING

This section provides detailed information regarding PCI 6466 error management. It also describes error status reporting and error operation disabling.

11.1 OVERVIEW

The PCI 6466 checks, forwards, and generates parity on the primary and secondary interfaces. To maintain transparency, the PCI 6466 can either forward the existing parity condition from one bus to the other, along with address and data, or regenerate the data parity on the other bus. The PCI 6466 always attempts to be transparent when reporting errors, but this is not always possible because of the presence of Posted data and Delayed transactions.

To support error reporting on the PCI Bus, the PCI 6466 implements the following:

- P_PERR#, P_SERR#, S_PERR#, and S_SERR# signals
- Primary and secondary Status registers
 (Transparent mode—PCISR; PCI:06h and
 PCISSR; PCI:1Eh, Non-Transparent mode—
 PCISR; Primary PCI:06h, Secondary PCI:46h and
 PCISSR; Primary PCI:46h, Secondary PCI:06h,
 respectively)
- Device-specific P_SERR# Event Disable and Status registers (Transparent mode—PSERRED; PCI:64h and PSERRSR; PCI:6Ah, respectively, Non-Transparent mode—PSERRED; PCI:96h and PSSERRSR[3:0]; PCI:98h)
- Non-Transparent mode only—Device-specific S_SERR# Event Disable and Status registers (SSERRED; PCI:97h and PSSERRSR[7:4]; PCI:98h)

11.2 ADDRESS PARITY ERRORS

The PCI 6466 checks address parity for all Bus transactions, and Address and Bus commands.

When the PCI 6466 detects an Address Parity error on the primary interface, the following occurs:

 If the Command register Parity Error Response Enable bit is set (Transparent mode—PCICR[6]=1; PCI:04h, Non-Transparent mode—PCICR[6]=1; Primary PCI:04h, Secondary PCI:44h), the PCI 6466 does not claim the transaction with

- P_DEVSEL#. If the Parity Error Response Enable bit is *not* set, the PCI 6466 proceeds as usual and accepts the transaction if the transaction is directed to, or across, the PCI 6466.
- PCI 6466 sets the Status register Parity Error Detected bit (Transparent mode—PCISR[15]=1; PCI:06h, Non-Transparent mode—PCISR[15]=1; Primary PCI:06h, Secondary PCI:46h).
- 3. PCI 6466 asserts P_SERR# and sets the Status register Signaled System Error bit (PCISR[14]=1), if the Command register P_SERR# Enable and Parity Error Response Enable bits are set (Transparent mode—PCICR[8, 6]=11b; PCI:04h, Non-Transparent mode—PCICR[8, 6]=11b; Primary PCI:04h, Secondary PCI:44h).

When the PCI 6466 detects an Address Parity error on the secondary interface, the following occurs:

- If the Bridge Control register Parity Error Response Enable bit is set (Transparent mode— BCNTRL[0]=1; PCI:3Eh, Non-Transparent mode— BCNTRL[0]=1; PCI:42h), the PCI 6466 does not claim the transaction with S_DEVSEL#. If the Parity Error Response Enable bit is *not* set, the PCI 6466 proceeds as usual and accepts the transaction if the transaction is directed to, or across, the PCI 6466.
- PCI 6466 sets the Secondary Status register Parity Error Detected bit (Transparent mode— PCISSR[15]=1; PCI:1Eh, Non-Transparent mode— PCISSR[15]=1; Primary PCI:46h, Secondary PCI:06h), regardless of the Parity Error Response Enable bit state (PCICR[6]=x).
- 3. PCI 6466 asserts S_SERR# and sets the Status register Signaled System Error bit (PCISSR[14]=1).
 - Non-Transparent mode only—Command register S_SERR# Enable bit must also be set (PCISCR[8]=1; Primary PCI:44h, Secondary PCI:04h)

11.3 DATA PARITY ERRORS

When forwarding transactions, the PCI 6466 attempts to pass the data parity condition from one interface to the other unchanged, whenever possible, to allow the master and target devices to manage the error condition.

The following subsections describe, for each transaction, the sequence that occurs when a Parity error is detected and the way in which the parity condition is forwarded across the bridge.

11.3.1 Configuration Write Transactions to Configuration Space

When the PCI 6466 detects a Data Parity error during a Type 0 Configuration Write transaction to Configuration space, the following occurs:

- If the Command register Parity Error Response Enable bit is set (Transparent mode—PCICR[6]=1; PCI:04h, Non-Transparent mode—PCICR[6]=1; Primary PCI:04h, Secondary PCI:44h), the PCI 6466 asserts P_PERR#. If the Parity Error Response Enable bit is *not* set, the PCI 6466 does *not* assert P_PERR#. In either case, the Configuration register is written.
- PCI 6466 sets the Status register Parity Error Detected bit (Transparent mode—PCISR[15]=1; PCI:06h, Non-Transparent mode—PCISR[15]=1; Primary PCI:06h, Secondary PCI:46h), regardless of the Parity Error Response Enable bit state (PCICR[6]=x).

11.3.2 Read Transactions

When the PCI 6466 detects a Parity error during a Read transaction, the target drives data and data parity, and the initiator checks parity and conditionally asserts P_PERR# or S_PERR#.

For downstream transactions, when the PCI 6466 detects a Read Data Parity error on the secondary bus, the PCI 6466:

 Asserts S_PERR# two cycles following the Data transfer, if the secondary interface Bridge Control register Parity Error Response Enable bit is set (Transparent mode—BCNTRL[0]=1; PCI:3Eh, Non-Transparent mode—BCNTRL[0]=1; PCI:42h).

- Sets the secondary Status register Parity Error
 Detected bit (Transparent mode—PCISSR[15]=1;
 PCI:1Eh, Non-Transparent mode—PCISSR[15]=1;
 Primary PCI:46h, Secondary PCI:06h), regardless
 of the Parity Error Response Enable bit state
 (PCICR[6]=x).
- 3. Sets the secondary Status register Data Parity Error Detected bit (PCISSR[8]=1), if BCNTRL[0]=1.
- 4. Returns the bad parity with the data to the initiator on the primary bus. If the data with the bad parity is prefetched and not read by the initiator on the primary bus, the data is discarded and data with bad parity is not returned to the initiator.
- 5. Completes the transaction as usual.

For upstream transactions, when the PCI 6466 detects a Read Data Parity error on the primary bus, the PCI 6466:

- 1. Asserts P_PERR# two cycles following the Data transfer, if the primary interface Command register Parity Error Response Enable bit is set (PCICR[6]=1).
- 2. Sets the primary Status register Parity Error Detected bit (PCISR[15]=1).
- 3. Sets the primary Status register Data Parity Error Detected bit (PCISR[8]=1), if PCICR[6]=1.
- 4. Returns the bad parity with the data to the initiator on the secondary bus. If the data with the bad parity is prefetched and not read by the initiator on the secondary bus, the data is discarded and data with bad parity is not returned to the initiator.
- 5. Completes the transaction as usual.

The PCI 6466 returns to the initiator the data and parity received from the target. When the initiator detects a Parity error on this Read data and is enabled to report the error, the initiator asserts its PERR# signal (which is then connected to the PCI 6466 P_PERR# or S_PERR# signal, depending on the initiator bus) two cycles after the Data transfer. It is assumed that the initiator is responsible for handling Parity error conditions; therefore, when the PCI 6466 detects the initiator's PERR# assertion while returning Read data to the initiator, the PCI 6466 takes no further action and completes the transaction as usual.

11.3.3 Posted Write Transactions

During downstream Posted Write transactions, when the PCI 6466 is responding as a target and detects a Data Parity error on the initiator (primary) bus, it:

- Asserts P_PERR# two cycles after the Data transfer, if the primary interface Command register Parity Error Response Enable bit is set (PCICR[6]=1).
- 2. Sets the primary interface Status register Parity Error Detected bit (PCISR[15]=1).
- 3. Captures and forwards the bad parity condition to the secondary bus.
- 4. Completes the transaction as usual.

Similarly, during upstream Posted Write transactions, when the PCI 6466 is responding as a target and detects a Data Parity error on the initiator (secondary) bus, it:

- Asserts S_PERR# two cycles after the Data transfer, if the secondary interface Bridge Control register Parity Error Response Enable bit is set (BCNTRL[0]=1).
- 2. Sets the secondary interface Status register Parity Error Detected bit (PCISSR[15]=1).
- 3. Captures and forwards the bad parity condition to the primary bus.
- 4. Completes the transaction as usual.

During downstream Write transactions, when a Data Parity error is reported on the target (secondary) bus by the target's assertion of S_PERR#, the PCI 6466:

- 1. Sets the secondary Status register Data Parity Error Detected bit (PCISSR[8]=1), if the secondary interface Bridge Control register Parity Error Response Enable bit is set (BCNTRL[0]=1).
- Asserts P_SERR# and sets the Status register Signaled System Error bit (PCISR[14]=1), if the following conditions are met:
 - Primary interface Command register P_SERR# Enable and Parity Error Response Enable bits are set (PCICR[8, 6]=11b, respectively), and
 - Device-specific P_SERR# Disable bit for Posted Write Parity errors is *not* set (Transparent mode—PSERRED[1]=0; PCI:64h, Non-Transparent mode—PSERRED; PCI:96h), and

- Secondary interface Bridge Control register Parity Error Response Enable bit is set (BCNTRL[0]=1), and
- PCI 6466 did not detect the Parity error on the initiator (primary) bus (that is, the Parity error was not forwarded from the primary bus)

During upstream Write transactions, when a Data Parity error is reported on the target (primary) bus by the target's assertion of P_PERR#, the PCI 6466:

- 1. Sets the Status register Data Parity Error Detected bit (PCISR[8]=1), if the primary interface Command register Parity Error Response Enable bit is set (PCICR[6]=1).
- Asserts P_SERR# and sets the Status register Signaled System Error bit (PCISR[14]=1), if the following conditions are met:
 - Primary interface Command register P_SERR# Enable and Parity Error Response Enable bits are set (PCICR[8, 6]=11b, respectively), and
 - Secondary interface Bridge Control register Parity Error Response Enable bit is set (BCNTRL[0]=1), and
 - PCI 6466 did not detect the Parity error on the initiator (secondary) bus (that is, the Parity error was not forwarded from the secondary bus)

P_SERR# assertion signals the Parity error condition when the initiator is not sent information about an error having occurred. Because the data is delivered with no errors, there is no other way to signal this information to the initiator.

If a Parity error is forwarded from the initiator bus to the target bus, P_SERR# is *not* asserted.

11.3.4 Delayed Write Transactions

When the PCI 6466 detects a Data Parity error during a Delayed Write transaction, it conditionally asserts PERR#. The PCI 6466 either passes or regenerates data parity to the target bus. A Parity error can occur:

- During the original Delayed Write Request transaction
- When the initiator repeats the Delayed Write Request transaction
- When the PCI 6466 completes the Delayed Write transaction to the target

When a Delayed Write transaction is queued, the Address, Command, Address and Data Parity, Data, and Byte Enable bits are captured and a Target Retry is returned to the initiator. When the PCI 6466 detects a Parity error on the Write data for the initial Delayed Write Request transaction, the following occurs:

- If the Parity Error Response Enable bit corresponding to the initiator bus is set (primary— PCICR[6]=1, secondary—BCNTRL[0]=1), the PCI 6466 asserts P_PERR# or S_PERR# two clocks after the data. The PCI 6466 always accepts the cycle, and can optionally pass the incorrect parity to the other bus, or regenerate the Parity bit on the other bus (MSCOPT[3]=1; PCI:46h).
- PCI 6466 sets the Status register Parity Error Detected bit corresponding to the initiator bus (primary—PCISR[15]=1, secondary— PCISSR[15]=1), regardless of the Parity Error Response Enable bit state (PCICR[6]=x).

Following the initiating transaction (the first PCI 6466 Retry), the subsequent Data Parity error of a similar transaction on the initiating bus is detected as usual; however, the Data Parity error no longer affects FIFO operation. The cycles are considered similar if they have the same Address, Command, Byte Enables and Write data. The Parity bit is not part of this "similar" detection operation. Therefore, if a Data Parity error occurs only in the Parity bit (same data as before), the cycle operates as usual. Conversely, if a Data Parity error occurs in the data segment (different data from the initiating Write data), the PCI 6466 treats the error as a new Delayed Write transaction.

11.4 DATA PARITY ERROR REPORTING SUMMARY

In the previous subsections, the PCI 6466 responses to Data Parity errors are presented according to transaction type in progress. This subsection organizes the PCI 6466 responses to Data Parity errors according to the Status bits set by the PCI 6466 and the signals asserted.

Table 11-1 delineates the primary interface Status register Parity Error Detected bit status. This bit is set when the PCI 6466 detects a Parity error on the primary interface.

Table 11-2 delineates the secondary interface Status register Parity Error Detected bit status. This bit is set when the PCI 6466 detects a Parity error on the secondary interface.

Table 11-3 delineates the primary interface Status register Data Parity Error Detected bit status. This bit is set under the following conditions:

- PCI 6466 must be a master on the primary bus, and
- Primary interface Command register Parity Error Response Enable bit must be set (PCICR[6]=1)

Table 11-4 delineates the secondary interface Status register Data Parity Error Detected bit status. This bit is set under the following conditions:

- PCI 6466 must be a master on the secondary bus, and
- Secondary interface Bridge Control register Parity Error Response Enable bit must be set (BCNTRL[0]=1)

Table 11-5 delineates P_PERR# assertion. This signal is set under the following conditions:

- PCI 6466 is either the target of a Write transaction or the initiator of a Read transaction on the primary bus and
- Primary interface Command register Parity Error Response Enable bit must be set (PCICR[6]=1), and
- PCI 6466 detects a Data Parity error on the primary bus, or detects S_PERR# asserted during the Completion phase of a downstream Delayed Write transaction on the target (secondary) bus

Table 11-6 delineates S_PERR# assertion. This signal is set under the following conditions:

- PCI 6466 is either the target of a Write transaction or the initiator of a Read transaction on the secondary bus, and
- Secondary interface Bridge Control register Parity Error Response Enable bit must be set (BCNTRL[0]=1), and
- PCI 6466 detects a Data Parity error on the secondary bus, or detects P_PERR# asserted during the Completion phase of an upstream Delayed Write transaction on the target (primary) bus

Table 11-7 delineates P_SERR# or S_SERR# assertion. This signal is set under the following conditions:

- Command register P_SERR# Enable and Parity Error Response Enable bits must be set (PCICR[8, 6]=11b, respectively),
- Bridge Control register Parity Error Response Enable bit must be set (BCNTRL[0]=1)

Table 11-1. Primary Interface Parity Error Detected Bit Status

Primary Parity Error Detected Bit (PCISR[15])	Transaction Type	Direction	Bus on which Error Detected	Primary Parity Error Response Enable Bit (PCICR[6])	Secondary Parity Error Response Enable Bit (BCNTRL[0])
0		Downstream	Primary	х	х
0	Read	Downstream	Secondary	х	х
1	neau	Unatroom	Primary	х	х
0		Upstream	Secondary	х	х
1		Danimatra	Primary	х	х
0	Posted Write	Downstream	Secondary	х	х
0	Posted write	Unatrage	Primary	х	х
0		Upstream	Secondary	х	х
1		Danimatra	Primary	х	х
0	Delayed Write	Downstream	Secondary	х	х
0		Unatroom	Primary	х	х
0		Upstream	Secondary	х	х

Table 11-2. Secondary Interface Parity Error Detected Bit Status

Secondary Parity Error Detected Bit (PCISSR[15])	Transaction Type	Direction	Bus on which Error Detected	Primary Parity Error Response Enable Bit (PCICR[6])	Secondary Parity Error Response Enable Bit (BCNTRL[0])
0		Downstream	Primary	Х	х
1	Read	Downstream	Secondary	х	х
0	neau	Unatroom	Primary	х	Х
0		Upstream	Secondary	х	х
0		Downstream	Primary	х	х
0	Dantad Milita	Downstream	Secondary	х	х
0	Posted Write	Unatroom	Primary	х	х
1		Upstream	Secondary	х	х
0		D	Primary	х	х
0	Deleved Writ-	Downstream	Secondary	х	х
0	Delayed Write	Unatroom	Primary	х	х
1		Upstream	Secondary	х	х

Table 11-3. Primary Interface Data Parity Error Detected Bit Status

Primary Data Parity Error Detected Bit (PCISR[8])	Transaction Type	Direction	Bus on which Error Detected	Primary Parity Error Response Enable Bit (PCICR[6])	Secondary Parity Error Response Enable Bit (BCNTRL[0])
0		Downstream	Primary	Х	х
0	Read	Downstream	Secondary	х	х
1	neau	Linatroom	Primary	1	Х
0		Upstream	Secondary	х	х
0		Downstream	Primary	х	х
0	Posted Write	Downstream	Secondary	х	х
1	Posted write	Linatroom	Primary	1	х
0		Upstream	Secondary	х	х
0		Da	Primary	х	х
0	Doloved Write	Downstream	Secondary	х	х
1	Delayed Write	Unatroom	Primary	1	х
0		Upstream	Secondary	х	х

Table 11-4. Secondary Interface Data Parity Error Detected Bit Status

Secondary Data Parity Error Detected Bit (PCISSR[8])	Transaction Type	Direction	Bus on which Error Detected	Primary Parity Error Response Enable Bit (PCICR[6])	Secondary Parity Error Response Enable Bit (BCNTRL[0])
0		Downstream	Primary	х	х
1	Read	Downstream	Secondary	х	1
0	neau	Upstream	Primary	х	х
0		Opsileani	Secondary	х	х
0		Downstream	Primary	х	х
1	Posted Write	Downstream	Secondary	х	1
0	Posted write	Unatroom	Primary	х	х
0		Upstream	Secondary	х	х
0		Da	Primary	х	х
1	Deleved Write	Downstream	Secondary	х	1
0	Delayed Write	Unatroom	Primary	х	х
0		Upstream	Secondary	х	х

Table 11-5. P_PERR# Assertion

P_PERR#	Transaction Type	Direction	Bus on which Error Detected	Primary Parity Error Response Enable Bit (PCICR[6])	Secondary Parity Error Response Enable Bit (BCNTRL[0])
1 (De-asserted)		Downstream	Primary	х	х
1	Read	Downstream	Secondary	х	х
0 (Asserted)	Head	l la atra a sa	Primary	1	х
1		Upstream	Secondary	х	х
0		D	Primary	1	х
1	David Mile	Downstream	Secondary	х	х
1	Posted Write	l la atra a sa	Primary	х	х
1		Upstream	Secondary	х	х
0		D	Primary	1	х
0*	Delayed Write	Downstream	Secondary	1	1
1		l la atra a sa	Primary	х	х
1		Upstream	Secondary	х	х

^{*} Parity error detected on the target (secondary) bus, but not on the initiator (primary) bus.

Table 11-6. S_PERR# Assertion

S_PERR#	Transaction Type	Direction	Bus on which Error Detected	Primary Parity Error Response Enable Bit (PCICR[6])	Secondary Parity Error Response Enable Bit (BCNTRL[0])
1 (De-asserted)		Downstream	Primary	Х	х
0 (Asserted)	Read	Downstream	Secondary	х	1
1	neau	Linatroom	Primary	х	Х
1		Upstream	Secondary	х	х
1		Downstream	Primary	х	х
1	Posted Write	Downstream	Secondary	х	х
1	Posted write	Linatroom	Primary	х	х
0		Upstream	Secondary	х	1
1		Da	Primary	х	х
1	Deleved Write	Downstream	Secondary	х	х
0*	Delayed Write	Unatroom	Primary	1	1
0		Upstream	Secondary	х	1

^{*} Parity error detected on the target (secondary) bus, but not on the initiator (primary) bus.

Table 11-7. P_SERR# or S_SERR# for Data Parity Error Assertion

P_SERR# or S_SERR#	Transaction Type	Direction	Bus on which Error Detected	Primary Parity Error Response Enable Bit (PCICR[6])	Secondary Parity Error Response Enable Bit (BCNTRL[0])
1 (De-asserted)	- Read	Downstream	Primary	х	х
1			Secondary	х	х
1		Upstream	Primary	х	х
1			Secondary	х	х
1	Posted Write	Downstream	Primary	х	х
0* (Asserted)			Secondary	1	1
0**		Upstream	Primary	1	1
1			Secondary	х	х
1		Downstream	Primary	х	х
1	Delayed Write		Secondary	х	х
1		Linetroem	Primary	х	х
1		Upstream	Secondary	х	х

^{*} Parity error detected on the target (secondary) bus, but not on the initiator (primary) bus.

^{**} Parity error detected on the target (primary) bus, but not on the initiator (secondary) bus.

11.5 SYSTEM ERROR (P_SERR#) REPORTING

The PCI 6466 uses the P_SERR# signal to conditionally report a number of System error conditions in addition to the special case Parity error conditions.

In this data book, when P_SERR# assertion is discussed, the following conditions are assumed:

- For the PCI 6466 to assert P_SERR#, the Command register P_SERR# Enable bit must be set (PCICR[8]=1)
- When the PCI 6466 asserts P_SERR#, the PCI 6466 must also set the Status register Signaled System Error bit (PCISR[14]=1)

In compliance with *P-to-P Bridge r1.2*, the PCI 6466 asserts P_SERR# when it detects S_SERR# input asserted and the Bridge Control register S_SERR# Enable bit is set (BCNTRL[1]=1). In addition, the PCI 6466 also sets the secondary Status register Signaled System Error bit (PCISSR(14]=1).

The PCI 6466 also conditionally asserts P_SERR# for the following conditions:

- Master Abort detected during Posted Write transaction (on the secondary bus)
- Target Abort detected during Posted Write transaction (on the secondary bus)
- Posted Write data discarded after 2²⁴ delivery attempts (2²⁴ Target Retries received)
- S_PERR# reported on the target bus during a Posted Write transaction (refer to Section 11.4)
- Delayed Write data discarded after 2²⁴ delivery attempts (2²⁴ Target Retries received)
- Delayed Read data *cannot* be transferred from the target after 2²⁴ attempts (2²⁴ Target Retries received)
- Master Timeout on Delayed transaction

The device-specific P_SERR# Status register reports the reason for P_SERR# assertion.

Most of these events have additional device-specific Disable bits in the P_SERR# Event Disable register that can mask P_SERR# assertion for specific events. The Master Timeout condition has S_SERR# and P_SERR# Enable bits for that event in the Bridge Control register (BCNTRL[12:11], respectively), and therefore does not have a device-specific Disable bit.

12 EXCLUSIVE ACCESS

This section describes P_LOCK# and S_LOCK# signal use to implement exclusive access to a target for transactions crossing the PCI 6466, including concurrent locks, and acquiring and ending exclusive access.

12.1 CONCURRENT LOCKS

The primary and secondary bus Lock mechanisms concurrently operate, *except* when a Locked transaction is crossing the PCI 6466. A primary master can lock a primary target without affecting the Lock status on the secondary bus, and vice versa. This means that a primary master can lock a primary target concurrent with a secondary master locking a secondary target.

12.2 ACQUIRING EXCLUSIVE ACCESS ACROSS PCI 6466

For a PCI Bus, before acquiring access to the P_LOCK# and/or S_LOCK# signal and starting a series of Locked transactions, the initiator must first verify whether the following conditions are met:

- · PCI Bus is idle, and
- P_LOCK# and/or S_LOCK# is de-asserted

The initiator leaves P_LOCK# and/or S_LOCK# de-asserted during the Address phase and asserts P_LOCK# and/or S_LOCK# one Clock cycle later. Target lock is achieved after the target completes a Data transfer.

Locked transactions can cross the PCI 6466 in the downstream and upstream directions, from the primary-to-secondary bus and vice versa.

When the target resides on another PCI Bus, the master must acquire not only the lock on its own PCI Bus, but also the lock on every bus between its bus and the target bus. When the PCI 6466 detects an initial Locked transaction on the primary bus that is intended for a target on the secondary bus, the PCI 6466 samples the Address, Transaction Type, Byte Enable, and Parity bits, and the S_LOCK# signal. Because a Target Retry is signaled to the initiator, the initiator must relinquish the lock on the primary bus, and therefore the lock is not yet established.

The first Locked transaction must be a Read transaction. Subsequent Locked transactions can be Write or Read transactions. Posted Memory Write transactions that are part of the Locked-transaction sequence are nevertheless posted. Memory Read transactions that are part of the Locked-transaction sequence are *not* prefetched.

When the Locked Delayed Read request is queued, the PCI 6466 does *not* queue further transactions until the locked sequence is complete. The PCI 6466 signals a Target Retry to all transactions initiated subsequent to the Locked Read transaction that are intended for targets on the opposite side of the PCI 6466. The PCI 6466 allows transactions queued before the Locked transaction to complete before initiating the Locked transaction.

When the Locked Delayed Read request moves to the head of the Delayed Transaction queue, the PCI 6466 initiates the request as a Locked Read transaction by de-asserting S_LOCK# on the target bus during the first Address phase, then re-asserting S_LOCK# one cycle later. If S_LOCK# was previously asserted (used by another initiator), the PCI 6466 waits to request access to the secondary bus until S_LOCK# is sampled de-asserted when the target bus is idle. Note that the existing lock on the target bus did not cross the PCI 6466; otherwise, the pending queued Locked transaction would not have queued. When the PCI 6466 is able to complete a Data transfer with the Locked Read transaction, the lock is established on the secondary bus.

When the initiator repeats the Locked Read transaction on the primary bus with the same Address, Transaction Type, Byte Enable, and Parity bits, the PCI 6466 transfers the Read data back to the initiator, and the lock is also established on the primary bus.

For the PCI 6466 to recognize and respond to the initiator, the initiator's subsequent Read transaction attempts must use the Locked-transaction sequence (de-assert P_LOCK# during the Address phase, then re-assert P_LOCK# one cycle later). If the P_LOCK# sequence is not used in subsequent attempts, a Master Timeout condition may result. When a Master Timeout condition occurs, P_SERR# is conditionally

asserted, the Read data and queued Read transaction are discarded, and S_LOCK# is de-asserted on the target bus.

After the intended target is locked, subsequent Locked transactions initiated on the initiator bus that are forwarded by the PCI 6466 are driven as Locked transactions on the target bus.

When the PCI 6466 receives a Master or Target Abort in response to the Delayed Locked Read transaction, this status is passed back to the initiator, and no locks are established on the initiator or target bus. The PCI 6466 resumes Unlocked transaction forwarding in both directions.

12.3 ENDING EXCLUSIVE ACCESS

After the lock is acquired on the initiator and target buses, the PCI 6466 must maintain the lock on the target bus for subsequent Locked transactions until the initiator relinquishes the lock.

The only time a Target Retry causes the lock to be relinquished is on the first transaction of a Locked sequence. On subsequent transactions in the sequence, the Target Retry has no effect on the P_LOCK# and/or S_LOCK# signal status.

An established target lock is maintained until the initiator relinquishes the lock. The PCI 6466 does not recognize whether the current transaction is the last in a sequence of Locked transactions until the initiator de-asserts P_LOCK# and/or S_LOCK# at the end of the transaction.

When the last Locked transaction is a Delayed transaction, the PCI 6466 previously completed the transaction on the secondary bus. In this case, when the PCI 6466 detects that the initiator has relinquished the P_LOCK# and/or S_LOCK# signal by sampling the signal de-asserted while P_FRAME# or S_FRAME# is de-asserted, the PCI 6466 de-asserts P LOCK# and/or S LOCK# on the target bus when

possible. Because of this behavior, P_LOCK# and/or S_LOCK# may not be de-asserted until several cycles after the last Locked transaction completes on the target bus. After de-asserting P_LOCK# and/or S_LOCK# to indicate the end of a sequence of Locked transactions, the PCI 6466 resumes Unlocked transaction forwarding.

When the last Locked transaction is a Posted Write, the PCI 6466 de-asserts P_LOCK# and/or S_LOCK# on the target bus at the end of the transaction because the lock was relinquished at the end of the Write transaction on the initiator bus.

When the PCI 6466 receives a Master or Target Abort in response to a Locked Delayed transaction, the PCI 6466 returns a Master or Target Abort when the initiator repeats the Locked transaction. The initiator must then de-assert P_LOCK# and/or S_LOCK# at the end of the transaction. The PCI 6466 sets the appropriate Status bits, flagging the abnormal Target Termination condition, and normal forwarding of Unlocked Posted and Delayed transactions resumes.

When the PCI 6466 receives a Master or Target Abort in response to a Locked Posted Write transaction, the PCI 6466 *cannot* communicate that status to the initiator. The PCI 6466 asserts P_SERR# on the initiator bus when a Master or Target Abort is received during a Locked Posted Write transaction, if the Command register P_SERR# Enable bit is set (Transparent mode—PCICR[8]=1; PCI:04h, Non-Transparent mode—PCICR[8]=1; Primary PCI:04h, Secondary PCI:44h). P_SERR# is asserted for the Master Abort condition if the Bridge Control register Master Abort Mode bit is set (Transparent mode—BCNTRL[5]=1; PCI:3Eh, Non-Transparent mode—BCNTRL[5]=1; PCI:42h).

Note: The PCI 6466 has an option to ignore the Lock protocol, by clearing the Secondary and/or Primary Lock Enable bits (MSCOPT[14:13]=00b; PCI:46h, respectively).

13 PCI BUS ARBITRATION

This section describes primary and secondary bus arbitration and bus parking.

13.1 OVERVIEW

The PCI 6466 must arbitrate for use of the secondary bus when forwarding downstream transactions, and for the primary bus when forwarding upstream transactions. The primary bus Arbiter is external to the PCI 6466 (typically located on the motherboard). For the secondary PCI Bus, the PCI 6466 has a built-in Internal Arbiter. The Internal Arbiter can be disabled, allowing use of an External Arbiter for secondary bus arbitration.

13.2 PRIMARY PCI BUS ARBITRATION

The PCI 6466 uses a Request output pin and one Grant input pin (P_REQ# and P_GNT#, respectively) for primary PCI Bus arbitration. The PCI 6466 asserts P_REQ# when forwarding transactions upstream (that is, when operating as an initiator on the primary PCI Bus). When there are one or more pending transactions in the upstream direction queues—Posted Write data or Delayed transaction requests—the PCI 6466 maintains P_REQ# assertion. However, if a Target Retry, Disconnect, or Abort is received in response to a PCI 6466-initiated transaction on the primary PCI Bus, the PCI 6466 de-asserts P_REQ# for two PCI Clock cycles. For all cycles passing through the bridge, P_REQ# is not asserted until the complete transaction request is queued.

If the PCI 6466 asserts P_REQ# and the primary bus External Arbiter asserts P_GNT# to grant the bus to the PCI 6466, the PCI 6466 initiates a transaction on the primary bus on the next PCI Clock cycle.

If the primary bus External Arbiter asserts the PCI 6466 P_GNT# signal when P_REQ# is not asserted, the PCI 6466 parks P_ADx, P_CBEx#, P_PAR, and P_PAR64 by driving these signals to valid logic levels. If the primary bus is parked on the PCI 6466 and the PCI 6466 has a transaction to initiate on the primary bus, the PCI 6466 initiates the transaction if P_GNT# remained asserted during the cycle prior to the start of the transfer.

13.3 SECONDARY PCI BUS ARBITRATION

The PCI 6466 implements a secondary PCI Bus Internal Arbiter, which supports up to eight external bus masters in addition to the PCI 6466. If required, the Internal Arbiter can be disabled, allowing use of an External Arbiter for secondary bus arbitration.

13.3.1 Secondary Bus Arbitration Using Internal Arbiter

To use the Internal Arbiter, the secondary bus Internal Arbiter Enable pin, S_CFN#, must be tied low. The PCI 6466 has eight secondary bus Request input and Grant output pins (S_REQ[7:0]# and S_GNT[7:0]#, respectively) to support external secondary bus masters. If S_CFN# is high, S_REQ0# and S_GNT0# are re-configured as output and input, respectively, and S_GNT[7:1]# and S_REQ[7:1]# are driven high.

The PCI 6466 uses a two-level arbitration scheme, whereby arbitration is divided into two groups—lowand high-priority. The low-priority group represents a single entry in the high-priority group. Therefore, if the high-priority group consists of n masters, the highest priority is assigned to the low-priority group at least once every n+1 transactions. Priority changes evenly among the low-priority group. Therefore, assuming all masters request the bus, members of the high-priority group are serviced n transactions out of n+1, while one member of the low-priority group is serviced once every n+1 transactions.

Each master can be assigned to a low- or high-priority group, through the Arbiter Control register (Transparent mode—ACNTRL; PCI:42h, Non-Transparent mode—ACNTRL; PCI:DAh).

Each group can be programmed to use a rotating or fixed-priority scheme, through the Internal Arbiter Control register Group Fixed Arbitration bits (IACNTRL[2, 0]; PCI:50h).

13.3.2 Rotating-Priority Scheme

The secondary Arbiter supports a programmable two-level rotating algorithm that enables the eight request/grant pairs to control up to eight external bus masters. In addition, there is a request/grant pair internal to the PCI 6466, which allows the device to request and be granted access to the secondary bus. Figure 13-1 is an example of the Internal Arbiter wherein four masters, including the PCI 6466, are in the high-priority group, and five masters are in the low-priority group. Using this example, if all requests are always asserted, the highest priority rotates among the masters in the following way (the PCI 6466 is denoted as *B*; high-priority members are provided in *italic* type, and low-priority members in **boldface** type):

B, m0, m1, m2, **m3**, B, m0, m1, m2, **m4**, B, m0, m1, m2, **m5**, and so forth

If all masters are assigned to one group, the algorithm defaults to a rotating-priority among all masters. After reset, all external masters are assigned to the low-priority group, and the PCI 6466 to the high-priority group. Therefore, by default, the PCI 6466 receives highest priority on the secondary bus every other transaction and priority rotates evenly among the other masters.




Figure 13-1. Secondary Bus Arbiter Example

Note: In Figure 13-1, "lpg" denotes "low-priority group."

Priorities are re-evaluated upon S_FRAME# assertion (*that is*, at the start of each new transaction on the secondary PCI Bus). From this point, until the next transaction starts, the Arbiter asserts the Grant signal

corresponding to the highest priority request asserted. If a Grant signal for a particular request is asserted, and a higher priority request subsequently asserts, the Arbiter de-asserts the asserted Grant signal and asserts the Grant signal corresponding to the new higher priority request on the next PCI Clock cycle. When priorities are re-evaluated, the highest priority is assigned to the next highest priority master, relative to the master that initiated the previous transaction. The master that initiated the last transaction now has the lowest priority within its group. Priority is also re-evaluated if the requesting agent de-asserts its request without generating cycles while the request was granted.

If the PCI 6466 detects that an initiator has failed to assert S_FRAME# after 16 cycles of Grant signal assertion and a secondary bus idle condition, the Arbiter re-evaluates grant assignment. If another initiator asserts REQ# to request the bus, the PCI 6466 switches the grant to the new initiator; otherwise, the same grant is asserted to the same initiator, even if the PCI 6466 does not assert S_FRAME# within 16 cycles.

13.3.3 Fixed-Priority Scheme

The PCI 6466 also supports a fixed-priority scheme within the low- and high-priority groups. In this case, the Internal Arbiter Control register controls whether the low- or high-priority group uses the fixed or rotating-priority scheme (IACNTRL[2, 0]; PCI:50h). If using a fixed-priority scheme, a master within the group is assigned the highest priority within its group, and an option is set to control the priority of other masters relative to the highest priority master. This is controlled through the Internal Arbiter Control register Highest Priority Master and Group Arbitration Order bits (IACNTRL [11:4, 3, 1]; PCI:50h).

Using the example provided in Figure 13-1, but with the groups at fixed-priority, suppose that:

- Master 7 (m7) has the highest priority of the low-priority group (IACNTRL[7:4]=0111b)
- PCI 6466 (B) has the highest priority of the high-priority group (IACNTRL[11:8]=1000b)
- Priority decreases in ascending order of masters for both groups (IACNTRL[3, 1]=00b)

The order of priority with the highest first is as follows:

B, m0, m1, m2, m7, m3, m4, m5, m6

If IACNTRL[3, 1]=11b, priority increases with ascending order of bus master and the order becomes:

B, m2, m1, m0, m7, m6, m5, m4, m3

Take care when using fixed arbitration in the low-priority group. As previously noted, the low-priority group receives the grant only when there are no high-priority group requests. When the Arbiter switches to the low-priority group, the highest priority master requesting the bus within that group receives the grant. If there are several requests issued by the high-priority group members and the high-priority master in the low-priority group, then lower priority devices in the low-priority group may have to wait before receiving the grant.

To prevent bus contention, if the secondary PCI Bus is idle, the Arbiter waits at least one Clock cycle between the S_GNTx# de-assertion and assertion of the next S_REQx#. If the secondary PCI Bus is busy (that is, S_FRAME# or S_IRDY# is asserted) when another bus master requests the bus, the Arbiter can de-assert one grant and assert the next grant during the same PCI Clock cycle.

13.3.4 Secondary Bus Arbitration Using External Arbiter

The Internal Arbiter can be disabled by pulling the secondary bus Internal Arbiter Enable pin (S_CFN#) high. An External Arbiter must be used if more than one bus master is required to initiate cycles on the secondary bus.

When S_CFN# is tied high, the PCI 6466 re-configured two pins to be external Request and Grant pins. S_REQ0# is re-configured to be the external Request output from the PCI 6466 and is used by the PCI 6466 to request the secondary bus. S_GNT0# is re-configured to be the PCI 6466 external Grant input from the External Arbiter.

If the PCI 6466 requests the secondary PCI Bus (S_REQ0# asserted) and the External Arbiter grants the bus to the PCI 6466 (S_GNT0# asserted), the PCI 6466 initiates a transaction on the secondary bus one Clock cycle later.

If the secondary bus External Arbiter asserts S_GNT0# when S_REQ0# is not asserted, the PCI 6466 parks S_ADx, S_CBEx#, S_PAR, and S_PAR64 by driving these signals to valid logic levels.

When using an External Arbiter, the unused secondary bus Grant outputs (S_GNT[7:1]#) are driven high. Unused secondary bus Request inputs (S_REQ[7:1]#) *must* be pulled high.

13.4 ARBITRATION BUS PARKING

Bus parking refers to driving the ADx, CBEx#, PAR, and PAR64 lines to a known value while the bus is idle. The PCI Bus is parked on the PCI 6466 primary or secondary bus when either or both buses are idle. Bus parking occurs when the bus grant to the PCI 6466 on the parked bus is being asserted, and the PCI 6466 request for that bus is not asserted. The ADx and CBEx# signals are first driven low (0), then the PAR and PAR64 signals are driven low (0) one cycle later.

When the GNT# signal for the parked bus is de-asserted, the PCI 6466 places the ADx, CBEx#, PAR, and PAR64 signals into a high-impedance state on the next PCI clock cycle. If the PCI 6466 is parking and wants to initiate a transaction on that bus, the PCI 6466 can start the transaction on the next PCI Clock cycle by asserting FRAME# if GNT# remains asserted.

13.4.1 Software Controlled PCI 64-Bit Extension Signals Parking

By reading the input status of DEV64#, P_BOOT, TRANS#, and U_MODE, software can determine which PCI 6466 port is interfaced to a backplane and whether it can perform 64-bit transactions.

If only 32-bit transactions can be used, then software can program the PCI 6466 to drive the unused 64-bit extension signals to 0. This is an optional mechanism for use in the event that external pull-up resistors are not desirable (which may be the case in high-speed applications) and prevents the 64-bit extension signals from floating.

The control bits are *Secondary and Primary 64-bit Extension Signals Park*, located in HSSRRC[2:1]; PCI:9Ch, respectively.

14 GPIO INTERFACE

This section describes the GPIO interface pins, control registers, and serial stream.

14.1 GPIO INTERFACE PINS

The PCI 6466 provides 16, general-purpose I/O (GPIO) interface pins. (Refer to Table 14-1.) During normal operation, the Configuration registers control the GPIO interface. In addition, the GPIO pins can be used for the following:

- During Secondary reset, the GPIO interface can be used to shift in a 16-bit serial stream that serves as a secondary bus Clock Disable Mask
- In Non-Transparent mode, the GPIO[14, 4] and GPIO[15, 5] pins can be used as an interrupt for communication between the primary and secondary interfaces, respectively

The GPIO[7:0] pins have weak internal pull-up resistors. External pull-up or pull-down resistors are recommended.

14.2 GPIO CONTROL REGISTERS

The GPIO registers can be accessed from both sides of the bus. During normal operation, the GPIO interface is controlled by the following three GPIO Configuration registers:

- Output Enable (GPIOOE)
- Output Data (GPIOOD)
- Input Data (GPIOID)

The GPIO[7:4] and GPIO[3:0] Configuration registers consist of five 8-bit fields:

- Output Enable Write 1 to Set (GPIOOEx[7:4])
- Output Enable Write 1 to Clear (GPIOOEx[3:0])
- Output Data Write 1 to Set (GPIOODx[7:4])
- Output Data Write 1 to Clear (GPIOODx[3:0])
- Input Data (GPIOIDx[7:4])

The GPIO[15:14, 12:8] Configuration registers consist of three, 8-bit fields:

- Output Data (Write 0 or 1)
- Output Enable (Write 0 or 1 to Disable or Enable)
- Input Data

The GPIO[15:14, 12:8] Configuration register Output Data fields are directly written as 0 or 1. Likewise, the Output Enable fields are directly written, with a value of 1 enabling output. A Type 0 Configuration Read to the Input Data register returns the value of the GPIO[15:14, 12:8] pins. During power-up, PWRGD must be a sharp rising signal to latch the GPIO[15:14, 12:8] pin status.

The Output Enable fields control whether the GPIO signals are inputs or outputs. Each signal is independently controlled by a bit in each Output Enable field. If 1 is written to the Write 1 to Set field, the corresponding pin is activated as an output. If 1 is written to the Write 1 to Clear field, the output driver is placed into a high-impedance state, and the pin is input only. Writing zeros (0) to these registers has no effect. The reset state for these signals is input only.

The Output Data fields also use the Write 1 to Set and Clear methods. If 1 is written to the Write 1 to Set field and the pin is enabled as an output, the corresponding GPIO output is driven high. If 1 is written to the Write 1 to Clear field and the pin is enabled as an output, the corresponding GPIO output is driven low. Writing zeros (0) to these registers has no effect. The value written to the Output Data register is driven only when the GPIO signal is configured as output. A Type 0 Configuration Write operation is used to program these registers. The reset value for the output is 0.

The Input Data field is Read-Only and reflects the current value of the GPIO[7:0] pins. A Type 0 Configuration Read operation to the Input Data register returns the values of these pins. The GPIO[7:0] pins can be read at any time, whether configured as input only or bi-directional.

14.3 GPIO SERIAL STREAM

Refer to Section 4.2.2, "Secondary Clock Control," on page 4-1.

Table 14-1. GPIO[15:14, 12:8] Pin Alternate Functions

GPIO Pin	Alternate Function	
GPIO0—Pull-up	Functions as Secondary Bus Clock Mask Shift register clock output when P_RSTIN# is asserted.	
GPIO1—Pull-up	No alternate function.	
GPIO2 —Pull-up	Functions as Shift/Load Control Output to Shift register when P_RSTIN# is asserted.	
GPIO3 —Pull-up	No alternate function.	
GPIO4 —Pull-up	If Non-Transparent mode is enabled, can be used as an active low-level triggered external interrupt input to trigger P_INTA#.	
GPIO5 —Pull-up	If Non-Transparent mode is enabled, can be used as an active low-level triggered external interrupt input to trigger S_INTA#.	
GPIO6 —Pull-up	No alternate function.	
GPIO7 —Pull-up		
GPIO8		
GPIO9		
GPIO10	Status latched during power-up PWRGD reset.	
GPIO11		
GPIO12		
GPIO14	Status latched during power-up PWRGD reset. If Non-Transparent mode is enabled, this input can be used as an active low-level triggered external interrupt input to trigger P_INTA#.	
GPIO15	Status latched during power-up PWRGD reset. If Non-Transparent mode is enabled, this input can be used as an active low-level triggered external interrupt input to trigger S_INTA#.	

15 SUPPORTED COMMANDS

This section discusses the PCI 6466 PCI command set.

15.1 PRIMARY INTERFACE COMMAND SET

Table 15-1 delineates the PCI 6466 primary interface command set.

Table 15-1. Primary Interface Supported Commands

P_CBE[3:0]#	Command	Support
0000b	Interrupt Acknowledge	
0001b	Special Cycle	Not Supported.
0010b	I/O Read	If the address is within pass-through I/O range, the transaction is claimed and passed through. If the address points to an I/O-mapped internal bridge register, the transaction is claimed. Otherwise, the transaction is ignored.
0011b	I/O Write	Same as I/O Read (P_CBE[3:0]#=0010b).
0100b, 0101b	Reserved	_
0110b	Memory Read	If the address is within pass-through Memory range, the transaction is claimed and passed through. If the address points to a memory-mapped internal bridge register, the transaction is claimed. Otherwise, the transaction is ignored.
0111b	Memory Write	Same as Memory Read (P_CBE[3:0]#=0110b).
1000b, 1001b	Reserved	Not Supported.
1010b	Configuration Read	Type 0 Configuration Read, claimed if the P_IDSEL line is asserted; otherwise, the read is ignored. If claimed, the target internal register(s) is read. Never passed through. Type 1 Configuration Read, claimed if the P_IDSEL line is asserted; otherwise, the read is ignored. If the target bus is the bridge's secondary bus, the transaction is claimed and passed through as a Type 0 Configuration Read. If the target bus is a subordinate bus that exists behind the bridge (but not equal to the secondary bus), the transaction is claimed and passed through as a Type 1 Configuration Read.
1011b	Configuration Write	Type 0 Configuration Write, same as Configuration Read (P_CBE[3:0]#=1010b). Type 1 Configuration Write (not Special Cycle request), same as Configuration Read (P_CBE[3:0]#=1010b). Configuration Write as Special Cycle request (Device = 1Fh, Function = 7h). If the target bus is the bridge's secondary bus, the transaction is claimed and passed through as a Special Cycle. If the target bus is a subordinate bus that exists behind the bridge (but not equal to the secondary bus), the transaction is claimed and passed through unchanged as a Type 1 Configuration Write.
1100b	Memory Read Multiple	Treated as a Memory Read (P_CBE[3:0]#=0110b).
1101b	DAC	Lower 32 bits of the address are driven out on P_AD[31:0], followed by the upper 32 bits.
1110b	Memory Read Line	Treated as a Memory Read (P_CBE[3:0]#=0110b).
1111b	Memory Write and Invalidate	Treated as a Memory Write (P_CBE[3:0]#=0111b.

15.2 SECONDARY INTERFACE COMMAND SET

Table 15-2 delineates the PCI 6466 secondary interface command set.

Table 15-2. Secondary Interface Supported Commands

S_CBE[3:0]#	Command	Support	
0000b	Interrupt Acknowledge	Not Cunnerted	
0001b	Special Cycle	Not Supported.	
0010b	I/O Read	If the address is within pass-through I/O range, the transaction is claimed and passed through. If the address points to an I/O-mapped internal bridge register, the transaction is claimed. Otherwise, the transaction is ignored.	
0011b	I/O Write	Same as I/O Read (S_CBE[3:0]#=0010b).	
0100b, 0101b	Reserved	_	
0110b	Memory Read	If the address is within pass-through Memory range, the transaction is claimed and passed through. If the address points to a memory-mapped internal bridge register, the transaction is claimed. Otherwise, the transaction is ignored.	
0111b	Memory Write	Same as Memory Read (S_CBE[3:0]#=0110b).	
1000b, 1001b	Reserved	Not Supported.	
1010b	Configuration Read	Upstream Configuration Read cycles. Not Supported.	
1011b	Configuration Write	Type 0 Configuration Write. <i>Not Supported.</i> Type 1 Configuration Write (not a Special Cycle request). <i>Not Supported.</i> Configuration Write as Special Cycle request (Device = 1Fh, Function = 7h). If the target bus is the bridge's primary bus, the transaction is claimed and passed through as a Special Cycle. If the target bus is neither the primary bus nor in the range of buses defined by the bridge's secondary and subordinate bus registers, the transaction is claimed and passed through unchanged as a Type 1 Configuration Write. If the target bus is not the bridge's primary bus, but is within the range of buses defined by the bridge's secondary and subordinate bus registers, the transaction is ignored.	
1100b	Memory Read Multiple	Treated as a Memory Read (S_CBE[3:0]#=0110b).	
1101b	DAC	Lower 32 bits of the address are driven out on S_AD[31:0], followed by the upper 32 bits.	
1110b	Memory Read Line	Treated as a Memory Read (S_CBE[3:0]#=0110b).	
1111b	Memory Write and Invalidate	Treated as a Memory Write (S_CBE[3:0]#=0111b).	

16 BRIDGE BEHAVIOR

This section presents various bridge behavior scenarios that occur when the target responds to a cycle generated by the PCI 6466, on behalf of the initiating master.

16.1 BRIDGE ACTIONS FOR VARIOUS CYCLE TYPES

A PCI cycle is initiated by FRAME# assertion. In a bridge, there are several possibilities for this to occur. Table 16-1 summarizes these possibilities, and delineates the PCI 6466 action for various cycle types.

After the PCI cycle is initiated, a target then has up to four cycles to respond before a Master Abort is initiated. If the target detects an address hit, it asserts DEVSEL# in the cycle corresponding to the

Configuration Status register DEVSEL# Timing bits (Transparent mode—PCISR[10:9]; PCI:06h or PCISSR[10:9]; PCI:1Eh, Non-Transparent mode—PCISR[10:9]; Primary PCI:06h, Secondary PCI:46h or PCISSR [10:9]; Primary PCI:46h, Secondary PCI:06h).

PCI cycle termination can occur in a number of ways. Normal termination begins by the initiator (master) de-asserting FRAME#, with IRDY# being asserted (or remaining asserted) on the same cycle. The cycle completes when TRDY# and IRDY# are simultaneously asserted. The target should de-assert TRDY# for one cycle following final assertion (sustained three-state signal).

Table 16-1. Bridge Actions for Various Cycle Types

Initiator	Target	PCI 6466 Response		
	Target on the same primary port	Does not respond. This situation is detected by decoding the address and monitoring P_DEVSEL# for other fast and medium-speed device on the primary port.		
Master on primary port	Target on secondary port	Asserts P_DEVSEL# and normally terminates the cycle if posted; otherwise, returns with a Retry. Next, passes the cycle to the appropriate port. When the cycle completes on the target port, the PCI 6466 waits for the initiator to repeat the same cycle and end with normal termination.		
	Target not on primary nor secondary port	Does not respond and the cycle terminates as a Master Abort.		
	Target on the same secondary port	Does not respond.		
Master on secondary port	Target on primary or other secondary port	Asserts S_DEVSEL# and normally terminates the cycle if posted; otherwise, returns with a Retry. Next, passes the cycle to the appropriate port. When the cycle completes on the target port, the PCI 6466 waits for the initiator to repeat the same cycle and end with normal termination.		
	Target not on primary nor other secondary port	Does not respond.		

16.2 ABNORMAL TERMINATION (MASTER ABORT, INITIATED BY BRIDGE MASTER)

A Master Abort indicates that the PCI 6466, operating as a master, receives no response from a target (*that is*, no target asserts P_DEVSEL# or S_DEVSEL#). The bridge de-asserts FRAME#, then de-asserts IRDY#.

16.3 PARITY AND ERROR REPORTING

Parity must be checked for all addresses and Write data. Parity is defined on the P_PAR and S_PAR signals. Parity should be even [that is, an even number of ones (1)] across AD[63:0], CBE[7:0]#, PAR, and PAR64. Parity information on PAR is valid the cycle after AD[63:0] and CBE[7:0]#, are valid.

For all Address phases, if a Parity error is detected, the error is reported on the P_SERR# signal by asserting P_SERR# for one cycle, then placing two cycles into a high-impedance state after the bad address. P_SERR# can be asserted only if the Command register P_SERR# and Parity Error Response bits are both set to 1 (Transparent mode—PCICR[8, 6]=11b; PCI:04h, Non-Transparent mode—PCICR[8, 6]=11b; Primary PCI:04h, Secondary PCI:44h, respectively). For Write Data phases, a

Parity error is reported by asserting P_PERR# two cycles after the Data phase and remains asserted for one cycle when PCICR[8]=1. The target reports any type of Data Parity errors during Write cycles, while the master reports Data Parity errors during Read cycles.

Address Parity error detection causes the PCI bridge target to not claim the bus (P_DEVSEL# remains inactive). The cycle then terminates with a Master Abort. When the bridge is operating as master, a Data Parity error during a Read cycle results in the bridge master initiating a Master Abort.

16.4 S_IDSEL MAPPING

When the PCI 6466 detects a Type 1 Configuration transaction for a device connected to the secondary port, it translates the Type 1 transaction-to-Type 0 transaction on the downstream interface. The Type 1 Configuration format uses a 5-bit field at P_AD[15:11] as the Device Number, which the PCI 6466 translates to S_AD[31:16]. Table 16-2 explains how the PCI 6466 generates S_IDSEL. Devices are not allowed to connect IDSEL to AD16 (the source bridge is Device Number 0). The PCI 6466 is the source bridge for its secondary bus.

Table 16-2. S IDSEL Generation

P_AD[15:11]	S_AD[31:16]	Device Number	S_AD Bit
00000b	0000_0000_0000_0001b	0 (Source Bridge)	16
00001b	0000_0000_0000_0010b	1	17
00010b	0000_0000_0000_0100b	2	18
01011b	0000_1000_0000_0000b	11	27
01100b	0001_0000_0000_0000b	12	28
01111b	1000_0000_0000_0000b	15	31
1xxxxb	0000_0000_0000_0000Ь	Special Cycle	N/A

16.5 32- TO 64-BIT CYCLE CONVERSION

When a 32-bit device generates a request to a 64-bit PCI target, the PCI 6466 can optionally convert this cycle to a 64-bit cycle on the target bus. The conversion is used only on 32-bit Prefetchable Read Memory and Posted Memory Write cycles with more than two Data transfers. This function is controlled through the Miscellaneous Options register Force 64-Bit Control bits (MSCOPT[15, 11]; PCI:46h).

If either Force 64-bit Control bit is set, all Posted Memory Write and Prefetchable Memory Read cycles are internally stored in the PCI 6466 as 64-bit cycles, if the Data transfer is greater than 2 DWORD cycles. These cycles execute on the target following standard 64-bit PCI protocol.

The PCI 6466 then asserts REQ64#, and if the target responds with ACK64# active, the PCI 6466 generates a 64-bit cycle. For Memory Write cycles, if the initial Dword address is on an odd boundary, the PCI 6466 generates a 64-bit cycle with a value of Fh for the low Dword of the initial Write Data transfer. If the target of a Posted Memory Write is a 32-bit device, and the target Retries with a Data transfer on an odd Dword boundary, the remainder of the cycle is completed later as a 32-bit cycle, when the PCI 6466 Retries it. Otherwise, the PCI 6466 continues to Retry the cycle as a 64-bit transaction.

17 PCI FLOW-THROUGH OPTIMIZATION

This section describes Flow-Through optimization, including precautions when using non-optimized PCI master devices, Posted Write and Delayed Read Flow Through, Read cycle optimization, and Read Prefetch boundaries.

17.1 OVERVIEW

The PCI 6466 operates in Flow-Through mode when data from the same transaction is simultaneously transferred on both sides of the bridge (*that is*, data on one side of the bridge "flows through" to the other side of the bridge). The PCI 6466 has several options to optimize PCI transfers after Flow-Though mode is achieved.

Flow-Through mode improves PCI Bus utilization and efficiency. If Data transfers on one side of the bridge are broken into several transactions on the other side of the bridge, poor bus efficiency results. By using Flow-Through mode, the PCI 6466 improves bus efficiency for Posted Writes, Delayed Reads, and reads to Prefetchable space.

17.2 PRECAUTIONS WHEN USING NON-OPTIMIZED PCI MASTER DEVICES

The PCI 6466 is capable of high-performance prefetching. However, some PCI masters may be unable to prefetch large amounts of data. This may be due to a small internal buffer size or other limiting

factors. For example, if data is being read from a register or FIFO-based architecture, valuable data may be lost if the host prematurely terminates a Prefetch cycle (ideally such spaces would not be listed as prefetchable). Under these circumstances, the default prefetch values may be overly aggressive and affect overall performance. In this case, tune default prefetching by reprogramming the Prefetch registers, as listed in Table 17-1. (Refer to Section 6, "Registers," for a detailed description of these registers.)

The serial EEPROM can also be used to program the Configuration space upon reset.

17.3 POSTED WRITE FLOW THROUGH

During Flow Through of Posted Write cycles, if there is only one Data transfer pending in the Internal Post Memory Write queue, the PCI 6466 de-asserts IRDY# on the target side and waits seven clocks for additional data from the initiator before terminating the cycle. If new Write data is received from the initiator during this period, the PCI 6466 re-asserts IRDY# and continues with the Write cycle. If new Write data is not received during this period, the PCI 6466 terminates the cycle to the target with the last data from the queue and later finishes the cycle.

The Flow-Through Control registers for Posted Writes are detailed in Section 6, "Registers." (Refer to PFTCR[2:0]; PCI:44h and SFTCR[2:0]; PCI:4Eh.)

Table 17-1. Reprogramming Prefetch Registers

Configuration Space Register	Data Value	
Primary Initial Prefetch Count (PITLPCNT; PCI:48h)	Same value as Cache Line Size register (Transparent mode— PCICLSR; PCI:0Ch, Non-Transparent mode—PCICLSR; Primary	
Secondary Initial Prefetch Count (SITLPCNT; PCI:49h)	PCI:0Ch, Secondary PCI:4Ch or PCISCLSR; Primary PCI:4Ch, Secondary PCI:0Ch). Most PCs set this value to 08h.	
Primary Incremental Prefetch Count (PINCPCNT; PCI:4Ah)		
Secondary Incremental Prefetch Count (SINCPCNT; PCI:4Bh)	Oh	
Primary Maximum Prefetch Count (PMAXPCNT; PCI:4Ch)	OII	
Secondary Maximum Prefetch Count (SMAXPCNT; PCI:4Dh)		

17.4 DELAYED READ FLOW THROUGH

For Flow Through of Delayed Read cycles, if the Internal Read queue is almost full, the PCI 6466 de-asserts IRDY# on the target side and waits seven clocks for additional data from the initiator before terminating the cycle. If additional space becomes available in the Internal Read queue before the IRDY# inactive period ends, the PCI 6466 re-asserts IRDY# and proceeds with the next Read Data phase. If no additional space becomes available in the Internal Read queue, the current Data phase becomes the last (IRDY# is asserted) and the cycle Disconnects at the end of the Data phase.

The Flow-Through Control registers for Delayed Reads are detailed in Section 6, "Registers." (Refer to PFTCR[6:4]; PCI:44h and SFTCR[6:4]; PCI:4Eh.)

17.5 READ CYCLE OPTIMIZATION

Read Cycle optimization increases the probability of Flow Through occurring during Read accesses to Prefetchable Memory regions. To improve the probability of Flow Through, the amount of data to be prefetched must be correctly configured.

If the PCI 6466 prefetches insufficient data, Flow Through does not occur because prefetching on the target side completes before the Initiator Retries the Read access. Under these circumstances, the Read cycles are divided into multiple cycles.

If the PCI 6466 prefetches excessive data and the internal FIFOs fill, the PCI 6466 must wait for the initiator to Retry the previous Read cycle and then flush the unclaimed data before queuing subsequent cycles.

The initial count is normally equivalent to the cache line size. This assumes that a master usually requires at least one cache line of data. The incremental count is used only when the PCI 6466 does not detect Flow Through for the current cycle being prefetched during the Initial Prefetch Count. The PCI 6466 continues prefetching in increments until it reaches the Maximum Prefetch Count, then Disconnects the cycle.

For Read prefetching, the PCI 6466 implements several registers that control the amount of data prefetched on the primary and secondary PCI Buses. The Prefetch registers listed in Table 17-1 can be used to optimize PCI 6466 performance during Read cycles.

The PCI 6466 prefetches until Flow Through occurs or prefetching must stop, based on the following conditions. Prefetch continues while:

$$(IPMC + IPC + IPC + ... + IPC) < MPC$$

where:

IPMC = Initial Prefetch Maximum Count
IPC = Incremental Prefetch Count, < ½ MPC
MPC = Maximum Prefetch Count

If the Prefetch Count did not reach MPC and Flow Through was achieved, the PCI 6466 continues prefetching until the requesting master terminates the Prefetch request. Otherwise, when MPC is reached, the PCI 6466 stops prefetching data.

Incremental Prefetch can be disabled by setting IPC \geq MPC.

17.5.1 Primary and Secondary Initial Prefetch Count

Assuming that there is sufficient space in the internal FIFO, the Primary and Secondary Initial Prefetch Count registers (PITLPCNT; PCI:48h and SITLPCNT; PCI:49h, respectively) control the amount of data initially prefetched by the PCI 6466 on the primary or secondary bus during reads to the Prefetchable Memory region. If Flow Through is achieved during this initial prefetch, the PCI 6466 continues prefetching beyond this count.

17.5.2 Primary and Secondary Incremental Prefetch Count

The Primary and Secondary Incremental Prefetch Count registers (PINCPCNT; PCI:4Ah and SINCPCNT; PCI:4Bh, respectively) control the amount of prefetching that occurs after the initial prefetch. If Flow Through is not achieved during the initial prefetch, the PCI 6466 attempts to prefetch additional data, until the FIFO fills, or until the Maximum Prefetch Count is reached. Each subsequent prefetch is equal to the Incremental Prefetch Count.

17.5.3 Primary and Secondary Maximum Prefetch Count

The Primary and Secondary Maximum Prefetch Count registers (PMAXPCNT; PCI:4Ch and SMAXPCNT; PCI:4Dh, respectively) limit the amount of prefetched data for a single entry available in the internal FIFO at any time. During Read Prefetch cycles, the PCI 6466 Disconnects the cycle if the data count in the FIFO for the current cycle reaches this value, and Flow Through has not been achieved.

17.6 READ PREFETCH BOUNDARIES

For Memory Read and Memory Read Line commands, the PCI 6466 prefetches from the starting address up to an address with an offset that is a multiple of the Initial Prefetch Count. For example, if the starting address is 10h and the Initial Prefetch Count is 20h, the PCI 6466 prefetches only a 10h (20h to 10h) count. After this, the PCI 6466 begins incremental prefetch until the Maximum Prefetch Count is reached, or Flow Through is achieved. The exception to this is in the case of a 64-bit request and six or fewer Dwords from the boundary, or a 32-bit request and four or fewer Dwords from the boundary, in which the PCI 6466 does not activate Incremental Prefetch.

For Memory Read Multiple commands, if the starting address is not 0, the PCI 6466 first prefetches from the starting address up to the address with an offset equal to that of the Initial Prefetch Count. After this, the PCI 6466 prefetches one additional Initial Prefetch Count. For example, if the starting address is 10h and the Initial Prefetch Count is 20h, the PCI 6466 first prefetches a 10h (20h to 10h) count, then continues to prefetch another 20h count. Subsequent to this, Incremental Prefetch is invoked until the Maximum Prefetch Count is reached or Flow Through is achieved.

18 FIFO ARCHITECTURE

This section describes FIFO architecture, including how the FIFOs function with Memory Write and Read commands, and how to split the Read FIFO into four 1-KB blocks.

18.1 OVERVIEW

The PCI 6466 contains a 1-KB Write FIFO and 4-KB Read FIFO in both the downstream and upstream directions, for a total of 10 KB of Data FIFO. The FIFO

architecture is designed for optimal PCI-to-PCI bridging, with the following features:

- Flow-Through capable
- Programmable Prefetch Byte Counts of up to 2 KB
- Programmable Timeout Flush or Command End Flush of prefetched data for PCI devices
- Segmentable into 1-KB FIFOs, dedicated to each of the four entries




Figure 18-1. PCI 6466 FIFO Architecture

18.2 MEMORY WRITES

If the initiator writes more than 64 bytes, the PCI 6466 absorbs the greatest amount of data possible into the Write FIFO. When the secondary port becomes available and there are 64 or more bytes available in the FIFO, the PCI 6466 begins data delivery from the FIFO to the secondary port, using the Byte Count present in the FIFO.

If the initiator Byte Count is less than 64 bytes, the PCI 6466 first receives all the bytes into the FIFO, then delivers the bytes to the secondary port.

When functioning as a target and receiving data into the Write FIFO, the PCI 6466 begins data delivery from the FIFO when the opposite port is available. The byte count does not influence the start of data delivery to the secondary port.

18.3 MEMORY READS

When the PCI 6466 receives a PCI Read command, the PCI 6466 issues a Read command to the secondary port, using the programmed Prefetch Count specified by the following registers:

- Primary Initial Prefetch Count (PITLPCNT[5:3]; PCI:48h)
- Primary Incremental Prefetch Count (PINCPCNT; PCI:4Ah)
- Secondary Initial Prefetch Count (SITLPCNT[5:3]; PCI:49h)
- Secondary Incremental Prefetch Count (SINCPCNT; PCI:4Bh)

Regardless of the programmed Prefetch Count, the PCI 6466 does not prefetch beyond 20h Dwords.

When data becomes available in the FIFO, the PCI 6466 begins data delivery to the primary port.

Prefetched data in the PCI 6466 Read FIFO can either be flushed (if the PCI initiator finishes its current Read transaction) or preserved for a programmed time period. Upon timeout, if the PCI master has not returned to acquire additional data, the FIFO flushes the remaining data. This feature can greatly enhance the PCI Bus bandwidth, as the PCI 6466 can prefetch up to 20h Dwords of anticipated data.

18.3.1 Prefetched Data Timeout Flushing

Prefetched data timeout flushing can be controlled by way of the register bits listed in Table 18-1.

Table 18-1. Prefetched Data Timeout Flushing

Control	Description
BUFCR[1]; PCI:4Fh	Buffer Control Smart Prefetch Enable. Amount of data prefetched is defined in the Maximum Prefetch Count registers (PMAXPCNT; PCI:4Ch and SMAXPCNT; PCI:4Dh). Defaults to 0. Values after a prefetch command: 0 = Remaining prefetched data is discarded upon completion of the current Read Command. 1 = Remaining prefetched data is <i>not</i> discarded, but remains available for the next Read Command with consecutive address. The prefetched data is only discarded upon a timeout. The timeout period can be programmed using the Smart Prefetch Timeout bits (BUFCR[6:5]; PCI:4Fh).
BCNTRL[8]; PCI:3Eh (Transparent mode) or BCNTRL[8]; PCI:42h (Non-Transparent mode)	Bridge Control Primary Master Timeout. Sets the maximum number of PCI clocks for an initiator on the primary bus to repeat the Delayed Transaction request. Values: 0 = Timeout after 2 ¹⁵ PCI clocks 1 = Timeout after 2 ¹⁰ PCI clocks Reset to 0.
BCNTRL[9]; PCI:3Eh (Transparent mode) or BCNTRL[9]; PCI:42h (Non-Transparent mode)	Bridge Control Secondary Master Timeout. Sets the maximum number of PCI clocks for an initiator on the secondary bus to repeat the Delayed Transaction request. Values: 0 = Timeout after 2 ¹⁵ PCI clocks 1 = Timeout after 2 ¹⁰ PCI clocks Reset to 0.

18.3.1.1 Setting the Prefetch Count

For details on PCI Read from PCI port, refer to Section 17, "PCI Flow-Through Optimization."

18.4 SPLITTING THE READ FIFO INTO FOUR 1-KB BLOCKS— TRANSPARENT MODE

Normally, the PCI 6466 dynamically allocates FIFO areas for each entry. By setting the Buffer Control Split FIFO Enable bit (BUFCR[2]=1; PCI:4Fh), the designer can dedicate 1 KB of FIFO for each entry. This allows special applications (*such as* DSP processors) to prefetch and store a fixed amount of data in the PCI 6466 while awaiting processing.

If the PCI master requesting the data is unable to transfer the 1 KB stored in the FIFO within one transaction, the PCI 6466 Timeout Flushing mechanism can be used to preserve the data in the FIFO for a programmed period of time. This allows the PCI master to transfer the data in several segments. This feature may also be used to overcome latency requirements or restrictions that may apply to this bus segment.

19 NON-TRANSPARENT MODE

This section provides an overview of Non-Transparent mode, and describes XB_MEM input use to avoid initial Retry latency, interrupts, and the mode power-up sequence.

19.1 OVERVIEW

The PCI 6466 Non-Transparent mode allows bridging between two independent processor domains, with the host processor connected to the PCI 6466 primary port. A second processor can reside on the secondary port and perform initialization, control, and I/O functions within its own domain, without interference from the primary bus host. The subsystem connected to the secondary port is not visible to the primary port host processor, and driver software operating on the host bus recognizes the presence of the Non-Transparent bridge and correctly manages the resources.

Moreover, the PCI 6466 also performs address translation between the two PCI ports, allowing for communication between the two domains. The PCI 6466 provides three base address registers (BARs) on each side of the bridge to specify which cycles are passed downstream or upstream, after being translated using the values in the Address Translation Control registers. Non-Transparent mode is enabled through the TRANS# pin (TRANS#=1).

The PCI 6466 provides the following Non-Transparent capabilities:

- Downstream and upstream address translation
- Separate Configuration space for primary and secondary interfaces
- Up to three separate address ranges that can be specified with standard BAR definitions
- 32-bit I/O, 32-bit Memory, and 64-bit Memory Address Translation support
- Serial EEPROM-loadable Address Translation registers (allowing Non-Transparent operation without additional software control) (refer to Section 6.2.4.13)
- Powerful Message register mechanism, doorbells, status, and events with interrupt capability to pass information from one side of the bridge to the other

If a programmed serial EEPROM is connected to the PCI 6466, the serial EEPROM contents begin loading into the PCI 6466 registers upon reset removal. During this loading process, any Configuration cycle from either PCI port results in a Retry response. Depending on which port is set to a higher boot priority by the P BOOT input, the lower priority boot master's accesses to the PCI standard BARs are Retried, unless XB MEM=1. (Refer to Section 19.2 for further details.) Accesses to other Configuration registers are Upon RSTIN# affected. assertion, PORT READY Status bit is cleared (DWNTNE[31]=0; EXT:0Fh or UPSTNE[31]=0; EXT:0Bh, respectively) to indicate that the port is not ready for access by the controlling processor.

The higher priority boot master (in general, this is the secondary port intelligent subsystem) allocates a Memory and/or I/O region that can be accessed by the lower boot priority host (in general, the primary port host). At that time, the higher priority boot master sets the P_PORT_READY or S_PORT_READY bit. After this bit is set, the Retried BAR Access Configuration cycle from the lower priority boot master can proceed, and the lower priority boot master can proceed with normal PCI initialization to set up the desired Memory/ I/O space allocation.

The PCI 6466 architecture provides semaphore mechanisms that can be used to ensure exclusive access to shared registers. There are also multiple cross-bridge interrupt mechanisms available. A direct interrupt mechanism allows user-encoded messages to be written to registers that can cause interrupts. Designers must decide on the definitions used in the Message registers. There are also 16 Doorbell registers for cross-bridge communication. Port reset or power-down can also be configured to cause interrupts to the opposite port.

19.2 USING XB_MEM INPUT TO AVOID INITIAL RETRY LATENCY

The P PORT READY or S PORT READY mechanism (which results in a Retry for BAR Access Configuration cycles if the subsystem is not set up) is disabled if the XB MEM input pin is set to high. In this case, the PCI 6466 provides a hardcoded 16 MB Memory space Cross-Bridge Communication window at power-up. The PCI 6466 automatically claims this 16 MB of Memory space. This allows boot-up of the lower priority boot port to proceed, without waiting for the higher priority boot port to program the corresponding Memory BARs. When XB_MEM=1 (PRV DEV in Transparent mode), pin P PORT READY or S PORT READY mechanism is not relevant and BAR accesses are not Retried. Although the default claims 16 MB, the BARs can be modified by serial EEPROM or software to change the window size.

19.3 INTERRUPTS

Message Signaled Interrupts (MSI) are non-shared interrupts that enforce data consistency. The system guarantees that any data written by the device prior to sending the MSI has reached its final destination before the interrupt service routine accesses the data. MSI enables the PCI 6466 to request service by writing a system-specified message to a system-specified address (PCI DWORD Memory Write transaction). The Transaction address specifies the message destination and the Transaction data specifies the message. System software initializes the message destination and message during device configuration.

19.3.1 Direct Message Interrupts

The PCI 6466 has four upstream and four downstream Message registers which when written to, can generate immediate interrupts to the other side of the bridge. These are the fastest interrupt mechanisms that the PCI 6466 has, and are faster in latency than standard Doorbell interrupts for software applications.

When a PCI master needs to communicate with the host on the other side of the PCI 6466 bridge, the master can use any one of the four Message registers. When the master writes an encoded message into the Message register, the write generates an interrupt to the host. The interrupt service routine can first read the Interrupt Status registers to determine which Message Status bit is set and read the Message register to acquire the Interrupt message. The service routine should then write 1 to the corresponding Status bit to clear the bit. This allows the service routine to quickly react to the encoded message without polling several registers. (Refer to Section 6.2.4.8 for further details.)

19.3.2 Doorbell Interrupts

The PCI 6466 has 16 upstream and 16 downstream doorbell interrupt registers which when written to, can generate immediate interrupts to the other side of the bridge.


When a PCI master needs to communicate with the host on the other side of the PCI 6466 bridge, it can make use any of the 16 doorbell interrupts. When the requesting master first writes 1, then 0 to its Doorbell Interrupt Request bit, an interrupt is automatically generated to the host. The interrupt service routine can read the Doorbell Status register to find out which device is requesting the interrupt and can then inquire the corresponding device. The service routine should then write 1 to the corresponding Status bit to clear the bit. (Refer to Section 6.2.4.10 for further details.)

19.3.3 Message Signaled Interrupts

Refer to Section 6.2.4.9.

19.4 POWER-UP/PCI RESET SEQUENCE

Figure 19-1 delineates the Non-Transparent mode power-up/PCI reset sequence.



Notes:

- 1. Translation Mask register values are read from serial EEPROM offsets 32h to 33h and 3Eh to 3Fh.
- 2. Extended registers at indexed address Ch to Eh (primary port) and 8h to Ah (secondary port).
- PORT_READY bits, at Extended register indexed address Fh (primary port) and Bh (secondary port) are cleared upon P RSTIN# and S RSTIN# assertion.
- 4. Handshaking can be achieved using Direct Message Interrupts at registers A4h to ABh. Handshaking messages are user-defined status/command information.
- 5. Translation can be enabled at Extended register indexed address 0Fh (primary port) and 0Bh (secondary port).

Figure 19-1. Non-Transparent Mode Power-Up/PCI Reset Sequence

20 POWER MANAGEMENT

This section describes the Power Management feature, and P_PME# and S_PME# use.

20.1 OVERVIEW

The PCI 6466 incorporates functionality that meets the requirements of *PCI Power Mgmt. r1.1*. These features include:

- PCI Power Management registers, using the Enhanced Capabilities Port (ECP) address mechanism
- Support for D₀, D_{3hot}, and D_{3cold} power management states
- Support for D₀, D₁, D₂, D_{3hot}, and D_{3cold} power management states for devices behind the bridge
- Support for B₂ secondary bus power state when in the D_{3hot} power management state

20.2 POWER MANAGEMENT TRANSITIONS

Table 20-1 delineates the states and related actions the PCI 6466 performs during Power Management transitions. (No other transactions are allowed.)

Table 20-1. States and Related Actions during Power Management Transitions

Current State	Next State	Action
	D ₁	During an unimplemented power state, the PCI 6466 ignores the write to the
	D ₂	Power State bits (power state remains at D ₀ , PMCSR[1:0]=00b; PCI:E0h).
D ₀	D _{3hot}	If enabled by the BPCC_EN pin, the PCI 6466 disables the secondary clocks and drives them low.
		Power removed from the PCI 6466. A power-up reset must be performed to bring the PCI 6466 to D ₀ .
D _{3hot}	D ₀	The PCI 6466 enables secondary clock outputs and performs an internal chip reset. S_RSTOUT# is not asserted. All registers are returned to the reset values and buffers are cleared.
	D _{3cold}	Power removed from the PCI 6466. A power-up reset must be performed to bring the PCI 6466 to D ₀ .
D _{3cold}	D ₀	During a power-up reset, the PCI 6466 performs the standard power-up reset functions.

20.3 P_PME# AND S_PME# SIGNALS

In Transparent mode, P_PME# and S_PME# are not used and should be tied high.

In Non-Transparent mode, depending on their setting, P_BOOT, P_PME# and S_PME# are passed from the high-priority boot port to the low-priority boot port.

21 HOT SWAP

This section describes the Hot Swap feature and its use.

21.1 OVERVIEW

The PCI 6466 incorporates functionality that meets *PICMG 2.1 R2.0* requirements with High-Availability Programming Interface level 1 (PI=1). The CompactPCI Hot Swap register block is located at PCI Configuration offset E4h. Refer to *PICMG 2.1 R2.0* for detailed implementation guidelines. The Hot Insertion Power-Up sequence recommendation is illustrated in Figure 21-1.

Note: If the Hot Swap feature is not needed, EJECT input must be connected to logic 0. Otherwise, the PCI 6466 does not function. ENUM# and L_STAT may remain unconnected.

21.2 LED ON/OFF (PI=1)

For PI=1 support, upon RSTIN# assertion, the PCI 6466 turns ON the LED. After RSTIN# de-assertion, the LED remains ON until the eject switch (handle) is closed, then the PCI 6466 turns OFF the LED.

21.3 EARLY POWER SUPPORT

The PCI 6466 incorporates Early Power Support in the following way:

 Tolerates backend interface not being powered when fully powered by Early Power. The PCI 6466 places all port PCI signals (except S_ACK64#)

- into a high-impedance state until its corresponding RSTIN# signal is de-asserted.
- When fully powered by backend power, the PCI 6466 places all port PCI signals (except S_ACK64#) into a high-impedance state until its corresponding RSTIN# signal is de-asserted. (Refer to Table 5-2, "Pin States during PWRGD, P_RSTIN#, S_RSTIN#, and Device Hiding," on page 5-7 for further details.)

21.4 HOT SWAP SIGNALS

The PCI 6466 uses the following Hot Swap-related pins:

- ENUM#—Output signal used to notify the system host that a board was freshly inserted or is about to be extracted. ENUM# is an open drain signal. ENUM# is asserted if the INS or EXT bit is set and EIM is 0 (HS_CSR[7, 1]=10b or HS_CSR[6, 1]=10b; PCI:E6h, respectively).
- L_STAT—Status BLUE LED. LED is ON if RSTIN# is asserted. LED is also ON when the LOO bit is set (HS_CSR[3]=1; PCI:E6h) and RSTIN# is de-asserted. The LED is an active high signal that allows other circuits to drive the BLUE LED.
- EJECT—Handle Switching input. This signal should be de-bounced by external hardware and must be connected to logic 0, if the Hot Swap function is not used. This signal can cause ENUM# assertion.




Figure 21-1. Hot Insertion Power-Up Sequence Recommendation

The recommended GPIO pin (GPIO7) is also designated for Hot Swap use:

 HEALTHY# (GPIO7)—Used as the board HEALTHY# output. This pin has an internal weak pull-up resistor. Subsystem software can set the pin to output the desired Board Healthy status to the system and to control the custom logic-generated Hot Swap port RSTIN# signal.

21.5 HOT SWAP REGISTER CONTROL AND STATUS

The PCI 6466 Hot Swap Control/Status register (HS_CSR) is located at PCI offset E6h.

21.6 AVOIDING INITIALLY RETRY OR INITIALLY NOT RESPONDING REQUIREMENT

The P PORT READY S PORT READY or mechanism, which results in Retry for BAR Access Configuration cycles if the subsystem is not set up, may be disabled if the XB MEM input pin is set to high. In this case, the PCI 6466 utilizes a cross-bridge communication window default of 16 MB Memory space. The PCI 6466 automatically claims this 16 MB of Memory space, which allows boot-up of the low-priority boot port to proceed, without waiting for the priority boot port to program the corresponding Memory BARs. When XB_MEM=1 (PRV_DEV pin in Transparent mode), the P PORT READY S_PORT_READY mechanism is not relevant and access to BARs is not Retried. Although the default claims 16 MB, the BARs can be altered by serial EEPROM or software to change the window size.

During reset, the PCI 6466 is a Not Responding device. Therefore, GPIO7 may be used, *for example*, to generate HEALTHY# control by the subsystem to control the LOCAL_PCI_RST# input to the PCI 6466 Hot Swap port.

21.7 DEVICE HIDING

The PCI 6466 implements Device Hiding to eliminate mid-transaction extractions. This invokes Device Hiding by hardware from the Hot Swap port after RSTIN# becomes inactive and the ejector handle remains unlocked.

Software quiesces the PCI 6466 when Device Hiding is invoked. The current transaction is completed as early as possible. The PCI 6466 does not initiate a transaction as a master, respond as a target to I/O transactions, nor signal interrupts.

When Device Hiding is invoked, the PCI 6466 terminates the current Configuration transaction by signaling a Disconnect. After the current transaction completes (is Disconnected), the PCI 6466 does not respond as a target to any subsequent transactions until Device Hiding is canceled.

If not participating in a transaction when Device Hiding is invoked, the PCI 6466 does not respond as a target to subsequent transactions until Device Hiding is canceled.

Device Hiding is canceled when the handle switch is relocked.

21.8 IMPLEMENTING HOT SWAP CONTROLLER USING PCI 6466 GPIO PINS

In Transparent mode, GPIO[15:14, 12:8] can be used to connect to the radial BD_SEL# signal. GPIO[7:0], which have weak internal pull-up resistors, can be used for the radial HEALTHY# signal. ENUM# can be used to trigger HEALTHY# inquiry by reading the GPIO ports.

22 VPD

This section describes the VPD feature.

The PCI 6466 contains the Vital Product Data (VPD) registers, as specified in *PCI r3.0*. VPD information is stored in the serial EEPROM device, along with Autoload information.

The PCI 6466 provides storage of 192 bytes of VPD data in the serial EEPROM device.

The VPD register block is located at offsets E8h to ECh in PCI Configuration space. (Refer to Sections 6.1.2.22 and 6.2.4.17, "VPD Capability.") VPD also uses the Enhanced Capabilities Port Address mechanism.

23 TESTABILITY/DEBUG

This section describes the JTAG interface for use in testing and debugging the PCI 6466.

23.1 JTAG INTERFACE

The PCI 6466 provides a JTAG Boundary Scan interface, which can be utilized to debug a pin's board connectivity.

23.1.1 IEEE 1149.1 Test Access Port

The IEEE 1149.1 Test Access Port (TAP), commonly called the JTAG (Joint Test Action Group) debug port, is an architectural standard described in IEEE Standard 1149.1-1990, IEEE Standard Test Access Port and Boundary-Scan Architecture. The standard describes a method for accessing internal chip facilities using a four- or five-signal interface.

The JTAG debug port, originally designed to support scan-based board testing, is enhanced to support the attachment of debug tools. The enhancements, which comply with IEEE Standard 1149.1-1990 specifications for vendor-specific extensions, are compatible with standard JTAG hardware for boundary-scan system testing.

- JTAG Signals—JTAG debug port implements the four required JTAG signals—TCK, TDI, TDO, and TMS—and the optional TRST# signal. (Refer to Table 3-9, "JTAG/Boundary Scan Pins," on page 3-21 for signal descriptions.)
- JTAG Clock Requirements—TCK signal frequency can range from DC to 10 MHz.
- JTAG Reset Requirements—JTAG debug port logic and system simultaneously reset. The two methods for placing the PCI 6466 JTAG TAP controller into the Test-Logic-Reset state are as follows:
 - Upon receiving TRST#, the JTAG TAP controller returns to the Test-Logic Reset state
 - Hold the PCI 6466 TMS pin high while transitioning the PCI 6466 TCK pin five times

23.1.2 JTAG Instructions

The JTAG debug port provides the standard EXTEST, SAMPLE/PRELOAD, CLAMP, HIGHZ, IDCODE, and BYPASS instructions. Invalid instructions behave as BYPASS instructions.

The PCI 6466 returns the **IDCODE** values listed in Table 23-1. Table 23-2 lists the JTAG instructions, along with their input codes.

Note: The JTAG IDCODE value indicates the PCI 6540, rather than the PCI 6466.

Table 23-1. PCI 6466 JTAG IDCODE Value

M S																															L S
В																															В
3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	a	8	7	6	5	4	3	2	1	٥
1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	3	Ü	'	U	J	7	J	_	'	U
4-	Bit V	'ersi	on		16	S-Bit	Part	Num	ıber	(PCI	654	0 wh	en c	onve	erted	to d	ecim	nal)				11-B	it PL	ХМа	anufa	actur	er Id	entit	у		
0	0	1	1	0	0	0	1	1	0	0	1	1	0	0	0	1	1	0	0	0	0	1	1	1	0	0	1	1	0	1	1

Table 23-2. JTAG Instructions (IEEE Standard 1149.1-1990)

Instruction Input Code		Instruction	Input Code		
EXTEST	00000ь	HIGHZ	00101b		
SAMPLE/PRELOAD	00001b	IDCODE	00110b		
CLAMP	00100b	BYPASS	11111b		

23.1.3 JTAG Boundary Scan

Boundary Scan Description Language (BSDL), IEEE 1149.1b-1994, is a supplement to IEEE Standard 1149.1-1990 and IEEE 1149.1a-1993, IEEE Standard Test Access Port and Boundary-Scan Architecture. BSDL, a subset of the IEEE 1076-1993 Standard VHSIC Hardware Description Language (VHDL), allows a rigorous description of testability features in components that comply with the standard. Automated test pattern generation tools use BDSL for package interconnect tests and Electronic Design Automation (EDA) tools for synthesized test logic and verification. BSDL supports robust extensions that can be used for internal test generation and to write software for hardware debug and diagnostics.

The primary components of BSDL include the logical port description, physical pin map, instruction set, and Boundary register description.

The logical port description assigns symbolic names to the PCI 6466 pins. Each pin has a logical type of in, out, in out, buffer, or linkage that defines the logical signal flow direction.

The physical pin map correlates the PCI 6466 logical ports to the physical pins of a specific package. A BSDL description can have several physical pin maps; each map is provided a unique name.

Instruction set statements describe the bit patterns that must be shifted into the Instruction register to place the PCI 6466 in the various Test modes defined by the standard. Instruction set statements also support instruction descriptions unique to the PCI 6466.

The Boundary register description lists each of its cells or shift stages. Each cell has a unique number—the cell numbered 0 is the closest to the Test Data Out (TDO) pin and the cell with the highest number is closest to the Test Data In (TDI) pin. Each cell contains additional information, including:

- Cell type
- · Logical port associated with the cell
- · Logical function of the cell
- Safe value
- Control cell number
- Disable value
- Result value

23.1.4 JTAG Reset Input TRST#

The TRST# input pin is the asynchronous JTAG logic reset. TRST# assertion causes the PCI 6466 TAP controller to initialize. In addition, when the TAP controller is initialized, it selects the PCI 6466 normal logic path (core-to-I/O). Consider the following when implementing the asynchronous JTAG logic reset on a board:

- If JTAG functionality is required, one of the following should be considered:
 - Use the TRST# input signal low-to-high transition once.
 - Hold the PCI 6466 TMS pin high while transitioning the PCI 6466 TCK pin five times.
- If JTAG functionality is not required, the TRST# signal must be directly connected to ground.

Note: IEEE Standard 1149.1-1990 requires pull-up resistors on the TDI, TMS, and TRST# pins. To remain PCI r3.0-compliant, no internal pull-up resistors are provided on JTAG pins in the PCI 6466; therefore, the pull-up resistors must be externally added to the PCI 6466 when implementing JTAG.

24 ELECTRICAL SPECS

This section presents the PCI 6466 electrical specifications.

24.1 GENERAL ELECTRICAL SPECIFICATIONS

The ratings provided in this subsection are those above which the useful life of the PCI 6466 may be impaired.

Table 24-1 lists the PCI 6466 maximum ratings. Table 24-2 lists the PCI 6466 functional operating

range. Table 24-3 lists the PCI 6466 DC electrical characteristics.

Caution: Stresses greater than the maximums listed in Table 24-1 cause permanent damage to the PCI 6466. This is a stress rating only and functional operation of the PCI 6466 at or above those indicated in the operational sections of this data book is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

Note: The power consumption for V_{DD_CORE} and V_{DD_IO} is dependent on bus frequency, data traffic, and device loading.

Table 24-1. Maximum Ratings

Parameter	Minimum	Maximum	Parameter	Minimum	Maximum
Storage Temperature Range	-55 °C	+125 °C	Maximum Voltage to Signal Pins	_	5.5V
Junction Temperature	_	+125 °C	Maximum Power	_	3.0W
V _{DD_IO} Supply Voltage	_	3.9V	Maximum V _{DD_IO} Power (output load dependent)	_	1.2W
V _{DD_CORE} Supply Voltage	_	3.0V	Maximum V _{DD_CORE} Power	_	1.8W
Analog V _{DD} Supply Voltage	_	3.0V	Maximum Analog V _{DD} Power	_	50 mW

Table 24-2. Functional Operating Range

Parameter	Parameter Minimum Maximum		Parameter	Minimum	Maximum	
V _{DD_IO} Supply Voltage	V _{DD_IO} Supply Voltage 3.0V 3.6V		Analog V _{DD} Supply Voltage	1.55V	2.05V	
V _{DD_CORE} Supply Voltage	1.55V	2.05V	Operating Ambient Temperature	-40 °C	+85 °C	

Table 24-3. DC Electrical Characteristics

Symbol	Parameter	Condition	Minimum	Maximum	Unit	Notes
V _{DD_IO}	V _{DD_IO} Supply Voltage	_	3.0	3.6	V	_
V _{DD_} CORE P_A _{VDD} S_A _{VDD}	V _{DD_CORE} P_A _{VDD} S_A _{VDD}	_	1.55	2.05	V	_
V _{IH}	Input High Voltage	_	0.5 V _{DD_IO}	V _{DD_IO}	V	_
V _{IL}	Input Low Voltage	_	-0.5	+0.3 V _{DD_IO}	V	_
V _{OL}	Output Low Voltage	I _{IOUT} = +1500 μA	_	+0.1 V _{DD_IO}	٧	_
V _{OH}	Output High Voltage	I _{IOUT} = -500 μA	0.9 V _{DD_IO}	_	V	_
I _{IL}	Input Leakage Current	$0 < V_{IN} < V_{DD_IO}$	_	±2	μA	_
C _{IN}	Input Pin Capacitance	_	_	7.0	pF	_

24.2 PACKAGE THERMAL CHARACTERISTICS

The PCI 6466 is packaged in a 380-ball Heat Slug Ball Grid Array (HSBGA). The heat slug reduces the package thermal resistance, which is dependent upon air flow, as delineated in Table 24-4.

Table 24-4. Package Thermal Resistance

Air Flow	Thermal Resistance (Θ _{j-a}) (Ambient = 85 °C)
0 m/s	16.9 °C/W
1 m/s	15.6 °C/W
2 m/s	14.6 °C/W

24.3 PLL AND CLOCK JITTER

The PCI 6466 uses two PLLs, one for each interface. These PLLs can be individually disabled by connecting the P_PLLEN# or S_PLLEN# pin to 1.

The minimum input frequency of each PLL is 50 MHz. If a PCI 6466 port is used in a low-speed application (for example, at 33 MHz), then disable the appropriate PLL by setting P_PLLEN# or S_PLLEN# to high.

For typical adapter card designs, use the adapter card's M66EN pin to control the PCI 6466's primary PLL by connecting the input of an inverter to the M66EN pin and the output to the PCI 6466's P_PLLEN# input. This ensures that the primary PLL is disabled when operating at 33 MHz. A similar method

may be required to control the secondary PLL, depending on the application.

The primary PLL is automatically enabled when SLPCIX is pulled to 0. Conversely, when SLPCIX is pulled to 1, enabling of the primary PLL is externally controlled by strapping P_PLLEN# high or low.

The PLL is sensitive to power and ground noise. A dedicated set of PLL Power and Ground pins are provided to reduce power and ground bounce caused by digital logic feeding into the PLLs. Connect the AV_{DD} pins for each PLL to a clean +1.8V supply and de-couple to the appropriate Ground pins.

Table 24-5 details the PLL operational parameters for the primary and secondary PLLs.

Table 24-5. PLL and Clock Jitter Parameters

Parameter	Minimum	Typical	Maximum	Unit	Condition		
Input Frequency	50	_	66	MHz	_		
Input Rise and Fall Time	_	_	500	ps	_		
Input Cycle-to-Cycle Jitter	-100	_	+100	ps	_		
Input Jitter Modulation Frequency	Must be < 100 KHz to allow PLL tracking or > 30 MHz to allow PLL filtering						
Output Cycle-to-Cycle Jitter	-150	_	+150	ps	Clean Power V _{DD} = 1.8V		
Output Duty Cycle	45	_	55	%	Clean Power V _{DD} = 1.8V		
Phase Lock Time	_	_	100	μs	Clean Power V _{DD} = 1.8V		
PLL Power Dissipation	_	9	25	mW	Clean Power V _{DD} = 1.8V F _{in} = F _{out} = 66 MHz		
Operating Ambient Temperature	-40	_	+85	°C	_		

24.4 PCI SIGNAL TIMING SPECIFICATION

Figure 24-1 illustrates the PCI 6466 signal timing specifications. Table 24-6 delineates the minimum and maximum values for 66 MHz PCI, for the symbols that appear in Figure 24-1.




Figure 24-1. PCI Signal Timing Specification

Table 24-6. PCI Signal Timing for Figure 24-1

Cumbal	Davamatav	66 MI	Unit	
Symbol	Parameter	Minimum	Maximum	Onit
T _{val}	CLK to Signal Valid Delay— Bused Signals	2	6	ns
T _{val(ptp)}	CLK to Signal Valid Delay— Point to Point	2	6	ns
T _{on}	Float to Active Delay	2	_	ns
T _{off}	Active to Float Delay	_	14	ns
T _{su}	Input Setup Time to CLK— Bused signals	3	_	ns
T _{su(ptp)}	Input Setup Time to CLK— Point to Point	5	_	ns
T _h	Input Signal Hold Time from CLK	0	_	ns
V _{test}	Voltage Test	_	0.4	V_{DD}

25 MECHANICAL SPECS

This section provides the PCI 6466 mechanical dimensions and pinout.

25.1 MECHANICAL DIMENSIONS

The PCI 6466 uses an industry standard 27 x 27 mm 380-pin (ball) PBGA.

Figure 25-1 illustrates the mechanical dimensions. Table 25-1 lists the mechanical dimensions, in millimeters, unless specified otherwise.




Figure 25-1. PCI 6466 Mechanical Dimensions

Table 25-1. PCI 6466 Mechanical Dimensions for Figure 25-1 Symbols (in Millimeters)

Symbol	Dimension	Minimum	Nominal	Maximum
А	Overall package height	2.20	2.33	2.50
A1	Package standoff height	_	0.60	_
A2	Encapsulation thickness	1.12	1.17	1.22
b	Ball diameter	_	0.75	_
С	Substrate thickness	0.51	0.56	0.61
е	Ball pitch	_	1.27	_
E	Overall package width	26.80	27.00	27.20
E1	_	_	24.13	_
E2	Overall encapsulation width	23.80	24.00	24.20
E3	_	17.95	18.00	18.05
θ	_	_	30°	_

This page intentionally left blank.

25.2 PHYSICAL LAYOUT WITH PINOUT

	1	2	3	4	5	6	7	8	9	10
A	VSS	GPIO15	RESERVED	GPIO10	GPIO7	S_AD31	S_AD27	S_IDSEL	S_AD21	S_AD17
В	S_REQ0#	GPIO14	GPIO12	GPIO9	GPIO6	S_AD30	S_AD26	S_CBE3#	S_AD20	S_AD16
С	S_REQ2#	S_REQ1#	VDD_IO	GPIO8	GPIO5	S_AD29	S_AD25	S_AD23	VSS	S_CBE2#
D	S_REQ5#	S_REQ4#	S_REQ3#	GPIO11	GPIO4	S_AD28	S_AD24	S_AD22	S_AD19	S_FRAME#
E	S_GNT0#	S_VIO	S_REQ7#	S_REQ6#	VSS	S_PLLEN#	NC	VDD_CORE	S_AD18	S_IRDY#
F	S_GNT4#	S_GNT3#	S_GNT2#	S_GNT1#	S_CR	S_AVSS	S_AVDD	VDD_CORE	VDD_IO	VDD_IO
G	P_VIO	S_GNT7#	S_GNT6#	S_GNT5#	S_AVSS	S_AVDD	VDD_CORE	VDD_IO	VSS	vss
н	RESERVED	S_RSTOUT#	S_RSTIN#	S_CFN#	VDD_CORE	VDD_CORE	VDD_IO			
J	MSK_IN	BPCC_EN	VSS	PRV_DEV (Transparent) XB_MEM (Non-Transparent)	S_CLKIN	VDD_IO	VSS		VSS	VSS
к	S_CLKO2	S_CLKO1	S_CLKO0	S_CLKOFF	S_CLKIN_STB	VDD_IO	VSS		VSS	vss
L	P_RSTOUT#	P_RSTIN#	VDD_IO	S_CLKO4	S_CLKO3	VDD_IO	VSS		VSS	vss
М	GPIO0	GPIO1	VSS	GPIO2	GPIO3	VDD_IO	VSS		VSS	VSS
N	OSCSEL#	RESERVED	PWRGD	P_CLKIN	RESERVED	VDD_CORE	VDD_IO			
P	P_REQ#	REFCLK	OSCIN	P_GNT#	P_AVSS	P_AVDD	VDD_CORE	VDD_IO	VSS	VSS
R	P_AD29	P_AD30	VDD_IO	P_AD31	P_CLKOE	P_AVSS	P_AVDD	VDD_CORE	VDD_IO	VDD_IO
т	P_AD25	P_AD26	P_AD27	P_AD28	VSS	P_CR	P_PLLEN#	VDD_CORE	P_DEVSEL#	P_SERR#
U	P_AD23	P_IDSEL	P_CBE3#	P_AD24	TMS	EJECT	P_BOOT	P_CBE2#	P_STOP#	P_PAR
v	P_AD21	P_AD22	VDD_IO	TDI	TRANS#	VDD_IO	P_AD18	P_FRAME#	VSS	P_CBE1#
w	P_AD19	P_AD20	TDO	DEV64#	U_MODE	L_STAT	P_AD17	P_IRDY#	P_LOCK#	P_AD15
Υ	VSS	TCK	TRST#	EEPDATA	EEPCLK	ENUM#	P_AD16	P_TRDY#	P_PERR#	P_AD14
	1	2	3	4	5	6	7	8	9	10

Figure 25-2. PCI 6466 Physical Layout with Pinout—Topside View (A1-A10 through Y1-Y10)

11	12	13	14	15	16	17	18	19	20	1
S_TRDY#	S_SERR#	S_AD14	S_AD10	S_AD7	S_AD4	S_AD0	S_CBE7#	S_CBE5#	VSS	А
S_DEVSEL#	S_PAR	S_AD13	S_AD9	S_AD6	S_AD3	S_ACK64#	S_CBE6#	S_CBE4#	S_AD63	В
S_STOP#	VSS	S_AD12	S_AD8	VDD_IO	S_AD2	S_REQ64#	VDD_IO	S_AD61	S_AD62	С
S_LOCK#	S_CBE1#	S_AD11	S_CBE0#	S_AD5	S_AD1	S_AD57	S_AD58	S_AD59	S_AD60	D
S_PERR#	S_AD15	VDD_CORE	S_TST1	S_TST0	VSS	S_AD53	S_AD54	S_AD55	S_AD56	E
VDD_IO	VDD_IO	VDD_CORE	NC	SLPCIX	NC	S_AD50	VDD_IO	S_AD51	S_AD52	F
vss	VSS	VDD_IO	VDD_CORE	NC	S_VIO	S_AD46	S_AD47	S_AD48	S_AD49	G
			VDD_IO	VDD_CORE	VDD_CORE	S_AD42	S_AD43	S_AD44	S_AD45	н
VSS	VSS		VSS	VDD_IO	S_AD38	S_AD39	VSS	S_AD40	S_AD41	J
VSS	VSS		VSS	VDD_IO	S_AD33	S_AD34	S_AD35	S_AD36	S_AD37	к
VSS	VSS		VSS	VDD_IO	S_M66EN	S_PME#	S_CLKRUN# (Transparent) S_INTA# (Non-Transparent)	S_PAR64	S_AD32	L
VSS	VSS		VSS	VDD_IO	P_PAR64	P_CLKRUN# (Transparent) P_INTA# (Non-Transparent)	VSS	P_PME#	P_M66EN	м
			VDD_IO	VDD_CORE	VDD_CORE	P_AD35	P_AD34	P_AD33	P_AD32	N
VSS	VSS	VDD_IO	VDD_CORE	NC	P_VIO	P_AD39	P_AD38	P_AD37	P_AD36	Р
VDD_IO	VDD_IO	VDD_CORE	NC	NC	NC	P_AD42	VDD_IO	P_AD41	P_AD40	R
P_AD13	P_AD8	VDD_CORE	P_TST1	P_TST0	VSS	P_AD46	P_AD45	P_AD44	P_AD43	т
P_AD12	P_CBE0#	P_AD5	P_AD1	P_CBE7#	P_CBE4#	P_AD60	P_AD54	P_AD48	P_AD47	U
P_AD11	VSS	P_AD4	P_AD0	VDD_IO	P_AD63	P_AD59	VDD_IO	P_AD51	P_AD49	v
P_AD10	P_AD7	P_AD3	P_ACK64#	P_CBE6#	P_AD62	P_AD58	P_AD55	P_AD52	P_AD50	w
P_AD9	P_AD6	P_AD2	P_REQ64#	P_CBE5#	P_AD61	P_AD57	P_AD56	P_AD53	VSS	Y
11	12	13	14	15	16	17	18	19	20	1

Figure 25-3. PCI 6466 Physical Layout with Pinout—Topside View (A11-A20 through Y11-Y20)

A USING PCI 6466




Figure A-1. PCI 6466 Internal Architecture

A.1 TRANSPARENT MODE APPLICATION

Because the PCI 6466 primary and secondary ports are asynchronous to one another, these two independent systems can run at differing frequencies. The secondary bus can be run faster than the primary bus, and vice versa. The PCI 6466 can be set to enforce PCI protocol, without requiring standard PCI reset initialization.

The PCI 6466 controls powerful programmable buffers, which can be used to regulate data throughput for multiple PCI masters on the secondary port. The FIFO can be divided into four independent segments, each dedicated to its corresponding entry. The PCI 6466 can be programmed to prefetch up to 2 KB at a time and the data can be stored in the FIFO without being flushed until timeout. This allows the PCI 6466 to truly prefetch data on behalf of PCI devices, with minimum bus bandwidth requirement on the PCI Bus.

In Transparent mode, the host system PCI Bus is connected to the PCI 6466 primary port. The secondary PCI port can use a custom-designed External Arbiter or the PCI 6466 Internal Arbiter. To provide clocks to secondary PCI devices and PCI 6466 S_CLKIN, use custom-designed clock generations, PCI 6466 S_CLKO[4:0] outputs (derived out of the primary port PCI clock input), or an external oscillator.

The PCI 6466 also supports private PCI devices on the secondary bus. By setting PRV_DEV to 1, the PCI 6466 allows secondary port IDSEL re-routing, using S_AD[23:16] to S_AD24. When S_AD24 has no device connected to it, S_AD[23:16] Type 1 Access cycles are Master Aborted.

By setting PRV_DEV to 1, and programming the corresponding special Memory Range registers, the PCI 6466 also reserves a Private Memory region for secondary port private device use only. The PCI 6466 does not respond to accesses to this private region by primary or secondary PCI masters.

Figure A-2 provides basic optimization design.




Figure A-2. PCI 6466 Transparent Mode Basic Optimization Design

A.2 NON-TRANSPARENT MODE APPLICATION

The PCI 6466 Non-Transparent mode acts as a memory-mapped PCI device on a PCI backplane. The PCI 6466 primary bus is used to connect to the PCI backplane. such as for Transparent applications. The intelligent subsystem is connected to the secondary port. The subsystem can use another External Arbiter or the PCI 6466 Internal Arbiter. Subsystem clock generation is generally achieved using a clock synthesizer to provide CPU clocks. subsystem PCI clocks to subsystem PCI devices and the PCI 6466 S_CLKIN. The subsystem can also use the PCI 6466 S_CLKO[4:0] outputs derived from the primary port PCI clock input or an external oscillator.

Program the P_BOOT pin to 0, so the subsystem at the secondary port retains higher boot priority. The subsystem must set up the BARs first, or the XB_MEM option must be active, for the primary port host to be able to complete its system initialization sequence. Use of the XB_MEM option forces the PCI 6466 to declare a fixed 16 MB memory window for cross-bridge communication at power-up. If necessary, this window size can be changed by the serial EEPROM or software after power-up.

Primary and secondary ports retain independent PCI reset inputs. Custom-designed reset or PCI 6466 S_RSTOUT# can be used for the secondary port and subsystem reset.

Figure A-3 provides basic optimization design.




Figure A-3. PCI 6466 Non-Transparent Mode Basic Optimization Design

A.3 UNIVERSAL BRIDGING APPLICATION

The PCI 6466 is designed to allow an intelligent subsystem design to operate as a host or memory-mapped device by setting the U_MODE (Universal mode) pin to 1.

When operating as a host, the intelligent subsystem uses Universal Transparent mode. The subsystem PCI Bus is connected to the PCI 6466 primary port. The subsystem uses an External Arbiter or an Arbiter built-in to the north bridge for subsystem PCI Bus support. The backplane PCI Arbiter can use a custom-designed Arbiter or the PCI 6466 Internal Arbiter. Subsystem clock generation is generally achieved using a clock synthesizer to provide CPU clocks, Subsystem PCI clocks to subsystem PCI devices, and the PCI 6466 P_CLKIN. Use custom-designed clock outputs, the PCI 6466 S_CLKO[4:0] outputs derived out of the primary port PCI clock input, or an external oscillator (to drive the PCI backplane).

When operating as an intelligent subsystem, behaving as a memory-mapped PCI device on the backplane PCI Bus. the subsystem uses Universal Non-Transparent mode. The PCI 6466 External Arbiter mode is selected so that S REQ0# and S_GNT0# function as PCI_REQ# and PCI_GNT#, respectively, for direct connection to the backplane or custom-designed Arbiter interface. Connect the P BOOT pin to 1, indicating that the primary port has boot priority. The subsystem at the primary port must set up the BARs first, or the XB MEM option must be active for the host from the secondary port to be able to complete the system initialization sequence. Use of the XB MEM option forces the PCI 6466 to declare a fixed 16 MB Memory window for cross-bridge communication at power-up. If necessary, the window size can be changed by the serial EEPROM or software after power-up.

Figure A-4 illustrates a basic optimization design, assuming the same CPU board is behaving differently.




Figure A-4. PCI 6466 Universal Bridging Application Basic Optimization Design

A.3.1 Universal Mode CLK, RST#, REQ0#, GNT0#, and SYSEN# Signal Connections

The PCI 6466 allows a jumperless automatic switch between CompactPCI system slot or peripheral slot applications. In Universal mode, the PCI 6466 switches between System and Peripheral mode using the TRANS# input pin, which is designed for direct connection to the CompactPCI SYSEN# pin.

When TRANS# is 0, the PCI 6466 switches to Universal Transparent mode, in which the PCI 6466 drives S_RSTOUT# to the backplane, and enables use of the S_RSTOUT# internal feedback for Secondary reset. Secondary port logic uses S_CLKIN. For example, use S_CLKO4 to feed S_CLKIN with a clock trace length that matches the backplane clock traces length. If a custom-designed Arbiter is not used,

S_REQ0# and S_GNT0# can be directly connected to the backplane.

When TRANS#=1, the PCI 6466 switches to Universal Non-Transparent mode, in which the PCI 6466 places S_RSTOUT# into a high-impedance state to allow the backplane RST# signal to drive the S_RSTOUT# pin (which acts as secondary Reset input). The S_CLKIN pin is ignored inside the PCI 6466 and secondary port logic uses the S_CLKO0 internal feedback as a secondary Clock input. S_CFN# is *Don't Care* and if a custom-designed Arbiter is not used, S_REQ0# and S_GNT0# can be directly connected to the backplane.

Hot Swap pin ENUM# must be controlled with custom logic for universal applications.

Figure A-5 and Table A-1 provide an example of Universal mode connections. In this example, U MODE=1.




Figure A-5. Universal Mode Connections Example

Table A-1. Universal Mode Connection Example

	I I V CI SUI IVI			-						
		PIN								
Description	TRANS# Connected to CompactPCI SYSEN# Pin	U_MODE	S_CFN#	S_CLKO0	S_CLKIN	S_CLK04	S_RSTIN#	S_RSTOUT#	S_REQ0#	S_GNT0#
System Slot application using PCI 6466 Internal Arbiter	0 Use S_CLKIN as secondary port input clock	1	0	OUTPUT	INPUT, such as from S_CLKO4	OUTPUT	Not Used	OUTPUT	REQ0# INPUT	GNT0# OUTPUT
System Slot application using External Arbiter	0 Use S_CLKIN as secondary port input clock	1	1	OUTPUT	INPUT, such as from S_CLKO4	OUTPUT	Not Used	OUTPUT	Custom Arbiter Backplane REQ# OUTPUT	Custom Arbiter Backplane GNT# INPUT
Peripheral Slot application using PCI 6466 Universal mode	1 Use S_CLKO0 as secondary port input clock	1	х	Used as secondary Clock INPUT	Ignored in PCI 6466 Not Used	OUTPUT Not Used	Not Used	Used as secondary Reset INPUT	Backplane REQ# OUTPUT	Backplane GNT# INPUT

A.4 SYMMETRICAL NON-TRANSPARENT APPLICATION

The PCI 6466 is designed to allow the bridging of two totally independent systems. The only required option is to decide which host has higher boot priority.

The PCI 6466 External Arbiter mode is selected so that S_REQ0# and S_GNT0# function as PCI GNT# and PCI REQ#, respectively, for handshaking with one of the host. All PCI signals should be connected to their respective host PCI signals. Boot priority is programmable. The higher priority boot system must set up the BARs first, or the XB_MEM option must be active, for the lower boot priority system to be able to complete its system initialization sequence. Use of the

XB_MEM option forces the PCI 6466 to declare a fixed 16 MB memory window for cross-bridge communication at power-up. If necessary, this window size can be changed by the serial EEPROM or software after power-up.

The independent system uses an External Arbiter or the north bridge Internal Arbiter for PCI Bus use. System clock generation is generally achieved using a clock synthesizer to provide CPU clocks, PCI clocks to system PCI devices and the PCI 6466 PCI input.

Because the PCI 6466 primary and secondary ports are asynchronous to one another, the two independent systems can run at differing frequencies.

Figure A-6 provides basic optimization design.





Figure A-6. PCI 6466 Symmetrical Non-Transparent Application Basic Optimization Design

B GENERAL INFORMATION

B.1 PACKAGE ORDERING

The PCI 6466 is available in standard leaded packaging and lead-free ROHS packaging. Ordering information is delineated in the following table.

Table B-1. Available Packages



B.2 UNITED STATES AND INTERNATIONAL REPRESENTATIVES, AND DISTRIBUTORS

A list of PLX Technology, Inc., representatives and distributors can be found at http://www.plxtech.com.

B.3 TECHNICAL SUPPORT

PLX Technology, Inc., technical support information is listed at http://www.plxtech.com/support/, or call 408 774-9060 or 800 759-3735.

Index

A	C
abnormal	CAP_PTR register 6-5, 6-14, 6-70, 6-76, 6-79, 6-85
response 8-18 termination 12-2, 16-2	CCNTRL register 3-27, 6-16, 6-36, 6-87, 6-122, 6-141, 8-5, 9-5
abort	Chip Control register 3-27, 6-2, 6-16, 6-36, 6-87, 6-104,
master 3-9, 3-11, 3-14, 3-27, 6-5, 6-10, 6-15, 6-16, 6-31, 6-34, 6-70, 6-80, 6-89, 6-108, 6-109, 8-9, 8-11, 8-12, 8-13, 8-16, 8-18, 8-21, 9-5, 11-13, 12-2, 16-1, 16-2, A-2	6-141, 8-5 CLKCNTRL register 3-3, 3-16, 3-18, 4-1, 4-3, 5-3, 6-33, 6-107 CLKRUN register 6-35
target 3-9, 3-14, 6-5, 6-10, 6-15, 6-31, 6-34, 6-70, 6-79, 6-80, 6-89, 6-108, 6-109, 8-3, 8-4, 8-7, 8-12, 8-13, 8-15, 8-16, 8-17, 8-18, 8-21, 11-13, 12-2	Clock Control register 4-1, 5-3, 6-33, 6-107 clocking 4-1-4-6
access, exclusive 12-1-12-2	Clock-Related pins 3-3, 3-16–3-18
ACNTRL register 6-17, 6-27, 6-142, 13-1, 13-2	commands 15-1–15-2
address decoding 9-1-9-12	primary 3-6, 6-2, 6-67
Address Translation Control registers 6-51–6-59, 6-134–6-140, 9-5, 9-11, 19-1	Primary PCI register 6-4, 6-69 read queue 2-2
Arbiter Control register 6-2, 6-17, 6-104, 6-142, 13-1	secondary 3-11, 6-67 Secondary PCI register 6-78
arbitration 1-5, 3-12, 3-13, 6-26-6-27, 13-1-13-3	serial EEPROM 6-100, 7-1
architectural boundary scan	CompactPCI Hot Swap
See IEEE Standard	See Hot Swap
В	completion
BCNTRL register 4-3, 5-6, 6-4, 6-14–6-15, 6-17, 6-19, 6-88, 6-142, 8-8, 9-1, 9-4, 18-3	delayed read 8-7-8-8 delayed write 10-2
Boundary Scan	Control registers 4-1, 5-3, 6-16–6-17, 6-33, 6-107,
Description Language 23-2	6-141–6-142, 8-6
pins 3-3, 3-21, 23-1, 23-2	controller, test access port (TAP)
BPCC_EN 3-23, 5-7, 20-1	See test access port controller
bridge	cross-bridge
behavior 16-1–16-3 Control register 6-2, 6-14–6-15, 6-87, 6-88–6-89	Configuration Access Control registers 6-105–6-106 memory window enable 3-27
PCI 6000 series 1-1-1-4	D
Supports Extension register 6-3, 6-62, 6-104, 6-145	DAC 3-6, 3-10, 8-1, 8-2, 15-1, 15-2
BSDL	DCNTRL register 3-19, 5-5, 5-6, 6-17, 6-142
See Boundary Scan Description Language	deadlock 10-1–10-2
BUFCR register 6-26, 6-40, 6-98, 6-123, 18-3, 18-4	debug 23-1–23-2
Buffer Control register 6-2, 6-26, 6-87, 6-98	decoding 9-1-9-12
buffering multiple write transactions 8-5	de-coupling, power supply 3-5
buffers	delayed read 8-5, 8-7–8-8, 8-18, 12-1, 17-1
I/O 23-2	-
bus operation PCI 8-1-8-21	delayed read or write 3-9, 3-14, 6-18, 6-20, 6-25, 6-31, 6-34, 8-2, 8-4, 8-5, 8-12, 8-13, 8-16, 8-20, 8-21, 10-1, 10-2, 10-2–10-3, 11-3, 11-13
	delayed write 6-92, 6-108, 6-109, 6-110

DEV64#	F
3-23, 5-7, 6-28, 6-100	FIFOs 1-5, 6-21, 8-6, 8-7, 10-2, 10-3, 11-4, 17-1-17-3,
device hiding 5-7-5-11, 6-63, 6-146, 21-2	18-1–18-4, A-2
Diagnostic Control register 3-19, 5-3, 5-4, 6-17, 6-142	fixed-priority scheme 13-2-13-3
Direct Message Interrupt registers 5-3, 6-115–6-116,	flow-through 17-1-17-3
19-2	primary 6-2, 6-18, 6-87, 6-88-6-90, 7-3, 17-1, 17-2
Doorbell Interrupt registers 6-104, 6-119–6-121, 19-1, 19-2	secondary 6-2, 6-25, 6-87, 6-97, 7-3
Dual Address Cycle	FRAME# 16-2
See DAC	G
DWNBAR0MSK register	GPIO interface 14-1–14-2
6-58, 6-73, 6-139, 7-4, 9-9, 9-11	pins 3-3, 3-22, 4-1–4-3, 5-7, 21-2
DWNBAR1MSK register	GPIO[15:14, 12:4] pins 3-3, 3-22, 5-7
6-52, 6-57, 6-58, 6-74, 6-75, 6-138, 6-139, 7-4, 9-9, 9-11	
DWNBAR2MSK register 6-59, 6-75, 6-139, 7-4, 9-9,	GPIO[15:14, 12:8] registers 6-39, 6-114
9-11	GPIO[2, 0] pins 3-16, 4-1–4-3
DWNDBIE register 6-119	GPIO[3:0] registers 6-32, 6-111
DWNDBIR register 6-119	GPIO[7:4] registers 6-38, 6-113
DWNDBIS register 6-120	GPIOID[15:14, 12:8] registers 6-39, 6-114
DWNINTE register 5-3, 6-121	GPIOID[3:0] register 6-32, 6-111, 14-1
DWNINTSR register 5-3, 6-116, 6-120	GPIOID[7:4] register 6-38, 6-113, 14-1
DWNMSG0 register 6-116	GPIOOD[15:14, 12:8] register 6-39, 6-114
DWNMSG1 register 6-116	GPIOOD[3:0] register 6-32, 6-111, 14-1
DWNMSG2 register 6-116	GPIOOD[7:4] register 6-38, 6-113, 14-1
DWNMSG3 register 6-116	GPIOOE[3:0] register 3-22, 6-39, 6-114
DWNTNBAR0 register 6-57, 6-138, 7-4, 9-12	GPIOOE[3:0] register 3-22, 6-32, 6-111, 14-1
DWNTNBAR1 register 6-57, 6-138, 9-9, 9-12	GPIOOE[7:4] register 3-22, 6-38, 6-113, 14-1
DWNTNBAR2 register 6-57, 6-138, 9-9, 9-12	Ground pins 3-26, 4-5, 24-4
DWNTNE register 6-59, 6-140, 7-4, 9-10, 9-12, 19-1	Н
E	hardware 23-1
	Header registers, PCI Type 1 6-4-6-15, 6-68-6-77,
Early Power Support 21-1	6-78–6-86, 7-3
ECP 20-1	Hot Swap 3-1, 21-1–21-2
EEPADDR register 6-29, 6-101, 7-1	pins 3-20
EEPCLK 3-21, 5-7, 7-1	registers 3-20, 6-37, 6-63, 6-112, 6-146, 21-1, 21-2
EEPCNTRL register 6-28, 6-100, 7-1	HS_CNTL register 3-20, 6-63, 6-146
EEPDATA register, 6.20, 6.101, 7.1	HS_CSR register 3-20, 6-63, 6-146, 21-1, 21-2 HS_NEXT register 3-20, 6-63, 6-146
EEPDATA register 6-29, 6-101, 7-1	
EJECT 3-20, 5-7, 21-1 electrical specs 24-1	HSSRRC register 3-20, 6-3, 6-37, 6-60, 6-104, 6-112, 6-143, 9-6, 9-9, 9-10, 13-3
Enhanced Capabilities Port	
See ECP	l
ENUM# 3-20, 5-7, 6-63, 6-146, 21-1, 21-2, A-5	IACNTRL register 6-27, 6-99, 7-3, 13-1, 13-2, 13-3
error handling 11-1–11-13	IEEE Standard 1149.1-1990 23-1-23-2
exclusive access 12-1–12-2	IEEE Standard Test Access Port and Boundary-Scan
Extended registers 5-1, 5-12, 6-3, 6-42, 6-54, 6-104,	Architecture
6-124–6-134, 9-6, 9-7	See IEEE Standard 1149.1-1990
EXTRDATA register 5-12, 6-40, 6-41, 6-73-6-75,	incremental prefetch count 6-2, 6-23, 6-87, 6-95, 7-3, 17-3
6-82–6-84, 6-123, 6-124, 6-134, 9-6	initialization
EXTRIDX register 5-12, 6-40, 6-41, 6-73-6-75,	5-1–5-12

interface	Non-Transparent mode 2-2, 19-1, A-3
debug 23-1-23-2	pins 3-27–3-28
GPIO 14-1–14-2	registers 6-66–6-148
high availability 21-1	symmetrical application A-7
JTAG 23-1–23-2	See Also Universal Non-Transparent mode
primary 11-6, 15-1, 19-1	normal termination vs. master abort 8-12, 8-13
secondary 11-6, 15-2, 19-1	NTCOS register 6-68, 6-122
Internal Arbiter Control register 6-2, 6-26, 6-27, 6-87, 6-98, 6-99, 7-3, 13-1, 13-2	0
Interrupt registers 6-115-6-121, 19-2	optimization
IRDY# 16-2	basic design A-2, A-4, A-7
ISA 6-14, 6-88, 9-1, 9-4	flow-through 17-1–17-3
1	ordering, transaction 10-1-10-3
J	OSCIN 3-3, 3-16, 4-4, 5-1, 5-7
JTAG 23-1–23-2	OSCSEL# 3-3, 3-16, 4-4, 5-8
pins 3-3, 3-21	P
L	P_ACK64# 3-2, 3-6, 5-8
L_STAT 3-20, 5-7, 21-1	P_AD[31:0] 3-6, 15-1
locks 12-1-12-2	P_AD[63:0] 3-2, 5-8
NA	
М	P_AD[63:32] 6-37
master abort	P_AV _{DD} 3-26, 4-5, 5-8, 24-4
See abort, master	P_AV _{SS} 3-26, 5-8
mechanical specs 25-1-25-4	P_BOOT 3-23, 5-3, 5-4, 5-5, 5-8, 20-1
memory	P_CBE[3:0]# 3-6, 8-2, 8-9, 15-1
prefetchable 6-12-6-13, 9-3	P_CBE[7:0]# 3-2, 5-8
private 6-2, 6-16, 6-36, 9-5, A-2	P_CBE[7:4]# 3-6, 6-37, 8-9
write and invalidate 6-4, 6-6, 6-21, 6-69, 6-72, 6-78, 6-81, 6-93, 8-1, 8-2, 8-3, 8-12, 8-14, 10-1, 15-1, 15-2	P_CLKIN 3-3, 3-16, 4-1, 4-4, 4-6, 5-1, 5-3, 5-4, 5-7, 5-8, 6-30, 21-1
Message Signaled Interrupt registers 6-117-6-118, 19-2	P_CLKOE 3-3, 3-16, 5-8, 6-28, 6-100
Miscellaneous Options register 6-2, 6-20-6-21, 6-87,	P_CLKRUN# 3-28, 5-8
6-92–6-93, 7-3, 8-3, 8-9, 16-3	P_CR 3-3, 3-16, 5-8
Miscellaneous pins 3-3, 3-23-3-25	P_DEVSEL# 3-2, 3-7, 5-8, 8-8, 11-1, 16-1, 16-2
MSCOPT register 3-9, 3-14, 6-20–6-21, 6-92–6-93, 7-3,	P_FRAME# 3-2, 3-7, 5-8, 12-2
8-3, 8-9, 10-2, 12-2, 16-3	P_GNT# 3-2, 3-7, 5-8, 13-1
MSIADDR register 6-118	P_IDSEL 3-2, 3-7, 5-8, 8-8, 15-1
MSIC register 6-117	P_INTA# 3-2, 3-28, 5-3, 5-8, 6-115, 6-119, 14-2
MSICAPID register 6-112, 6-117	P_IRDY# 3-2, 3-7, 5-8, 6-25, 6-97
MSIDATA register 6-118	P_LOCK# 3-2, 3-7, 5-8, 12-1-12-2
MSINEXT register 6-117	P_M66EN 3-2, 3-7, 4-4, 5-1, 5-8
MSIUADDR register 6-118	P_PAR 3-2, 3-8, 5-8, 13-1
MSK_IN 3-3, 3-16, 4-1–4-3, 5-7	P_PAR64 3-2, 3-8, 5-8, 6-37, 13-1, 16-2
Multiplexed pins 3-1, 3-5, 3-27-3-28	P_PERR# 3-2, 3-8, 5-9, 11-1-11-13
N	P_PLLEN# 3-3, 3-16, 3-25, 4-5, 5-9, 24-4
NC 3-26	P_PME# 3-23, 5-9, 6-62, 6-120, 6-121, 20-1
No Connect pins 3-1, 3-26	P_REQ# 3-2, 3-8, 5-9, 13-1
Non-Transparent Configuration Ownership Semaphore	P_REQ64# 3-2, 3-9, 5-9
Mechanism register 6-68, 6-103, 6-122	P_RSTIN# 3-19, 4-1, 5-1, 5-3, 5-6, 6-87, 7-1
Non-Transparent Configuration Ownership Semaphore	P_RSTOUT#
register 6-104, 6-122	3-19, 5-1, 5-3, 5-6, 5-9, 6-142

P_SERR#	PCICLSR register 6-6, 6-72, 8-3, 17-1
3-2, 3-9, 5-9, 6-2, 6-5, 6-15, 6-31, 6-34, 6-69, 6-89, 6-108, 8-4, 8-7, 8-8, 8-13, 8-14, 8-15, 8-16, 8-17, 8-18, 8-19, 11-1–11-13, 12-2, 16-2	PCICR register 6-4–6-5, 6-10, 6-14, 6-15, 6-31, 6-69, 6-70, 6-79, 6-80, 6-88, 6-89, 6-108, 6-109, 7-3, 8-4, 8-7, 8-13, 8-15, 8-17, 8-19, 8-21, 9-1, 9-2, 9-4, 9-5,
P_STOP# 3-2, 3-9, 5-9	11-1, 11-4, 11-6–11-13, 12-2, 16-2
P_TRDY# 3-2, 3-10, 5-9	PCIHTR register 6-7, 6-37, 6-72, 6-81, 6-112, 7-3
P_TST[1:0] 3-23, 5-9	PCIIDR register 6-4, 6-37, 6-68, 6-78, 6-112, 7-3
P_V _{IO} 3-4, 3-26, 5-9	PCIIOBAR register 6-9, 6-14, 6-88, 9-1, 9-2, 9-6
package specs 25-1–25-4	PCIIOBARU16 register 6-9, 6-13, 9-2
parity 11-1–11-13	PCIIOLMT register 6-9, 9-2, 9-6
primary signal 3-8	PCIIOLMTU16 register 6-9, 6-13, 9-2
reporting errors 16-2	PCIIPR register 6-14
secondary signal 3-13	PCILTR register 6-6, 6-72
PBGA	PCIMBAR register 6-11, 9-2, 9-3, 9-6
industry standard 25-1	PCIMLMT register 6-11, 9-2, 9-3, 9-6
pinout 25-4-25-5	PCIPBNO register 6-8, 8-11
PCI 6466	PCIPILR register 6-77
general product information 1-1-1-6, B-1	PCIPIPR register 6-77
PCI arbitration 13-1-13-3	PCIPMBAR register 6-12, 6-13, 9-2, 9-4
PCI Bus operation 8-1-8-21	PCIPMBARU32 register 6-12, 6-13, 9-2
PCI Bus Power Management Interface Specification,	PCIPMGR register 6-77, 6-112
Revision 1.1	PCIPMLMT register 6-12, 6-13, 9-2, 9-4
See PCI Power Mgmt. r1.1	PCIPMLMTU32 register 6-12, 6-13, 9-2
PCI Configuration registers 6-2-6-65, 6-66-6-148	PCIPMLR register 6-77, 6-112, 8-8
PCI Local Bus Specification, Revision 2.1	PCIREV register 6-6, 6-71, 6-80
See PCI r2.1	PCISBNO register 6-8, 8-9, 8-11
PCI Local Bus Specification, Revision 2.3	PCISCLSR register 6-81, 8-3, 17-1
See PCI r2.3	PCISCR register 6-78, 6-109
PCI Local Bus Specification, Revision 3.0	PCISID register 6-76, 6-85, 6-112, 7-4
See PCI r3.0	PCISILR register 6-86
PCI Power Mgmt. r1.1 2-1, 20-1	PCISIPR register 6-86
PCI r2.1 6-52, 6-53, 6-54	PCISLTR register 6-8, 6-81
PCI r2.3 1-5, 22-1	PCISMGR register 6-86, 6-112
PCI r3.0 1-5, 3-2, 5-1, 6-52, 6-53, 6-54, 9-5, 10-1, 10-3,	PCISMLR register 6-86, 6-112, 8-8
23-2 PCI Shadow Configuration registers 6-87–6-148	PCISR register 6-5, 6-70, 8-13, 8-15, 8-17, 8-19, 8-21, 11-1, 11-2, 11-6, 11-8, 11-13, 16-1
PCI to PCI Bridge Architecture Specification, Revision 1.2	PCISSR register 6-10, 6-79, 8-13, 8-15, 8-17, 8-19, 8-21, 11-1, 11-4, 11-7, 11-9, 11-13, 16-1
See P-to-P Bridge r1.2	PCISUBNO register 6-8, 8-11
PCI transactions 8-1-8-21, 10-1-10-3	PCISVID register 6-76, 6-85, 6-112, 7-4
PCI Type 0 Header registers	PCIUBAR0 register 6-53, 6-82, 9-10
primary port 6-68-6-77	PCIUBAR1 register 6-53, 6-55, 6-83, 6-135, 9-10
secondary port 6-78-6-86	PCIUBAR2 register 6-54, 6-84, 9-10
PCI Type 1 Header registers 6-4-6-15	PFTCR register 6-18, 6-90, 7-3, 17-1, 17-2
PCIBAR0 register 2-2, 6-52, 6-53, 6-73, 9-9, 9-10, 9-11	Philips 74F166 4-2-4-3
PCIBAR1 register 2-2, 6-52, 6-57, 6-74, 6-138, 9-9, 9-10, 9-11	physical specs 25-1-25-4
PCIBAR2 register 2-2, 6-52, 6-75, 9-9, 9-10, 9-11	PICMG 2.1 R2.0 2-1, 21-1
PCIBISTR register 6-7, 6-72, 6-81, 7-3	PICMG 2.1 R2.0 Hot Swap Specification
PCICCR register 6-6, 6-37, 6-71, 6-80, 6-112	See PICMG 2.1 R2.0

pin states, during PWRGD, RSTIN#, and device hiding P LOCK# 3-2, 3-7, 5-8, 12-1-12-2 P_M66EN 3-2, 3-7, 4-4, 5-1, 5-8 5-7-5-11 P PAR 3-2, 3-8, 5-8, 13-1 PINCPCNT register 6-23, 6-95, 7-3, 17-1, 17-3, 18-2 P_PAR64 3-2, 3-8, 5-8, 6-37, 13-1, 16-2 pinout 3-6-3-28 P_PERR# 3-2, 3-8, 5-9, 11-1-11-13 PBGA 25-4-25-5 P_PLLEN# 3-3, 3-16, 3-25, 4-5, 5-9, 24-4 specs 25-1-25-4 P_PME# 3-23, 5-9, 6-62, 6-120, 6-121, 20-1 pins P_REQ# 3-2, 3-8, 5-9, 13-1 Boundary Scan 3-3, 3-21, 23-1, 23-2 P_REQ64# 3-2, 3-9, 5-9 BPCC_EN 3-23, 5-7, 20-1 P RSTIN# 3-19, 3-22, 4-1, 5-1, 5-3, 5-6, 6-87, 7-1, 14-2 Clock Related 3-3, 3-16-3-18 P_RSTOUT# 3-19, 5-1, 5-3, 5-6, 5-9, 6-142 CompactPCI Hot Swap 3-3, 3-20 P SERR# 3-2, 3-9, 5-9, 6-2, 6-5, 6-15, 6-31, 6-34, 6-69, DEV64# 3-23, 5-7, 6-28, 6-100 6-89, 6-108, 8-4, 8-7, 8-8, 8-13, 8-14, 8-15, 8-16, EEPCLK 3-21, 5-7, 7-1 8-17, 8-18, 8-19, 11-1–11-13, 12-2, 16-2 EEPDATA 3-21, 5-7, 7-1 P_STOP# 3-2, 3-9, 5-9 EJECT 3-20, 5-7, 21-1 P_TRDY# 3-2, 3-10, 5-9 ENUM# 3-20, 5-7, 6-63, 6-146, 21-1, 21-2, A-5 P_TST[1:0] 3-23, 5-9 FRAME# 16-2 P_V_{IO} 3-4, 3-26, 5-9 **GPIO 21-2** Power 3-26, 4-5, 24-4 GPIO[15:14, 12:4] 3-3, 3-22, 5-7 Primary Clock 3-3, 3-16, 4-1, 4-6, 5-1, 20-1 GPIO[2, 0] 3-16, 4-1-4-3 Primary PCI Bus Interface 3-2, 3-6-3-10 Ground 3-26, 4-5, 24-4 PRV_DEV 3-27, 5-9, 6-16, 6-36, 6-42, 6-125, 7-2, 9-5, Hot Swap 3-20 21-2, A-2 IRDY# 16-2 PWRGD 3-19, 5-1-5-3, 5-12, 14-2 JTAG 3-3, 3-21, 23-1 REFCLK 3-3, 3-16, 4-6, 5-9 L_STAT 3-20, 5-7, 21-1 RESERVED 3-24 Miscellaneous 3-3, 3-23-3-25 Reset 3-3, 3-19-3-20, 5-7 MSK_IN 3-3, 3-16, 4-1-4-3, 5-7 S_ACK64# 3-2, 3-10, 5-9 Multiplexed 3-1, 3-5, 3-27-3-28 S_AD[31:0] 3-10, 15-2 NC 3-26 S_AD[63:0] 3-2, 5-9 No Connect 3-1, 3-26 S AD[63:32] 3-10, 6-37, 6-112 OSCIN 3-3, 3-16, 4-4, 5-1, 5-7 S_AV_{DD} 3-26, 4-5, 5-9, 24-4 OSCSEL# 3-3, 3-16, 4-4, 5-8 S_AV_{SS} 3-26, 5-9 P_ACK64# 3-2, 3-6, 5-8 S_CBE[3:0]# 3-11, 15-2 P_AD[31:0] 3-6, 15-1 S_CBE[7:0]# 3-2, 5-9 P_AD[63:0] 3-2, 5-8 S_CBE[7:4]# 3-11, 6-37, 6-112 S_CFN# 3-24, 5-9, 6-28, 6-100, 13-1 P_AD[63:32] 6-37 P_AV_{DD} 3-26, 4-5, 5-8, 24-4 S CLKIN 3-3, 3-17, 4-1, 4-3, 4-4, 4-6, 5-10, 6-28, 6-30, 6-100, A-2, A-3, A-5, A-6 P_AV_{SS} 3-26, 5-8 S_CLKIN_STB 3-3, 3-17, 4-4, 5-10 P_BOOT 3-23, 5-3, 5-4, 5-5, 5-8, 20-1 S_CLKO[4:0] 4-1-4-4, 5-10, 6-62 P_CBE[3:0]# 3-6, 8-2, 8-9, 15-1 S_CLKO[4:1] 3-3, 3-18, 4-1 P_CBE[7:0]# 3-2, 5-8 S_CLKO0 3-3, 3-17, 3-18, 4-4, 6-33, 6-107, A-5, A-6 P_CBE[7:4]# 3-6, 6-37, 8-9 S_CLKOFF 3-3, 3-18, 4-1, 5-10 P_CLKIN 3-3, 3-16, 4-1, 4-4, 4-6, 5-1, 5-3, 5-4, 5-7, 5-8, S CLKRUN# 3-28, 5-10, 6-35 6-30, 21-1 P_CLKOE 3-3, 3-16, 5-8, 6-28, 6-100 S_CR 3-3, 3-18, 5-10 P CLKRUN# 3-28, 5-8 S_DEVSEL# 3-2, 3-11, 5-3, 5-4, 5-10, 11-1, 16-1, 16-2 P_CR 3-3, 3-16, 5-8 S_FRAME# 3-2, 3-11, 5-10, 12-2, 13-2, 13-3 P_DEVSEL# 3-2, 3-7, 5-8, 8-8, 11-1, 16-1, 16-2 S_GNT[7:0]# 3-2, 13-1 P_FRAME# 3-2, 3-7, 5-8, 12-2 S_GNT[7:1]# 3-12, 5-10, 13-1 P_GNT# 3-2, 3-7, 5-8, 13-1 S_GNT0# 3-12, 5-10, 13-1, 13-3, A-4, A-5, A-7 P_IDSEL 3-2, 3-7, 5-8, 8-8, 15-1 S_IDSEL 3-2, 3-12, 5-10, 9-5 P_INTA# 3-2, 3-28, 5-3, 5-8, 6-115, 6-119, 14-2 S_INTA# 3-2, 3-28, 5-3, 5-10, 6-115, 6-119, 14-2 P_IRDY# 3-2, 3-7, 5-8, 6-25, 6-97

S_IRDY# 3-2, 3-12, 5-10, 6-18, 6-90, 13-3	PMNEXT register 6-60, 6-143
S_LOCK# 3-2, 3-12, 5-10, 12-1-12-2	power dissipation 1-2-1-3, 3-4, 4-1, 4-5, 24-1, 24-4
S_M66EN 3-2, 3-12, 4-4, 5-1, 5-10	power good
S_PAR 3-2, 3-13, 5-10, 13-3	input signal 3-19
S_PAR64 3-2, 3-13, 5-10, 6-37, 6-112, 13-3, 16-2	reset 5-1-5-2
S_PERR# 3-2, 3-13, 5-10, 6-10, 6-79, 11-1-11-13	See Also PWRGD
S_PLLEN# 3-18, 4-5, 5-10, 24-4	Power Management 20-1
S_PME# 3-24, 5-11, 6-62, 6-120, 6-121, 20-1	Power Management Capability registers 6-3, 6-60–6-62,
S_REQ[7:0]# 3-2, 5-11, 6-17, 13-1	6-104, 6-112, 6-143–6-145, 7-4
S_REQ[7:1]# 3-14, 13-1	Power pins 3-26, 4-5, 24-4
S_REQ0# 3-13, 13-1, 13-3, A-4, A-5, A-6, A-7	power supply 3-5
S_REQ64# 3-2, 3-14, 5-11	Power-Up Status register 3-22, 6-3, 6-39, 6-103, 6-113-
S_RSTIN# 3-19, 4-3, 5-1, 5-2, 5-3, 5-4, 5-6, 5-7–5-11, 6-43, 6-87, 6-120, 6-121, 6-126, 6-137, 6-142, A-6	6-114
S_RSTOUT# 3-20, 4-3, 4-4, 5-1, 5-3, 5-4, 5-5, 5-6, 5-11,	prefetch 17-3
6-15, 6-17, 6-89, 6-142, 20-1, A-3, A-5	data timeout flushing 18-3
S_SERR# 3-2, 3-14, 5-11, 6-14, 11-1, 11-5, 11-12-11-13	incremental count 6-2, 6-23, 6-87, 6-95, 7-3
S_STOP# 3-2, 3-15, 5-3, 5-4, 5-11	memory 6-12-6-13, 9-3
S_TRDY# 3-2, 3-15, 5-3, 5-4, 5-11	read transaction 8-5-8-6
S_TST[1:0] 3-24, 5-11	reprogramming registers 17-1
S_V _{IO} 3-4, 3-26, 5-11	setting byte count 18-4
Secondary Clock 3-3, 3-17, 3-18, 3-23, 4-1, 4-4, 4-6, 5-1,	smart 6-26, 6-40-6-50, 6-98, 6-123-6-133, 18-3
20-1	Prefetch Control registers 6-2, 6-22–6-24, 6-94–6-96,
Secondary PCI Bus Interface 3-2, 3-10–3-15	7-3, 17-1, 17-2, 18-2
Serial EEPROM 3-3, 3-21	Primary
SLPCIX 3-16, 3-25, 4-5, 5-11, 24-4	clock frequency measurement 4-6
TCK 3-21, 23-1	Clock pins 3-3, 3-16, 4-1, 4-6, 5-1, 20-1
TDI 3-21, 23-1, 23-2	Configuration registers 5-3, 6-68–6-86
TDO 3-21, 23-1, 23-2 TMS 3-21, 23-1	Flow-Through Control registers 6-18, 6-88–6-90
TRANS# 3-25, 4-4, 5-3, 6-28, 6-66, 6-100, 19-1, A-5	PCI Bus Interface pins 3-2, 3-6–3-10
TRST# 3-21, 23-1, 23-2	priority schemes 13-2–13-3
U_MODE 3-25, 4-4, 5-3, 5-4, 6-28, 6-100, A-4, A-5	private memory 6-2, 6-16, 6-36, 9-5, A-2
V _{DD CORE} 3-26, 5-11	PRV_DEV 3-27, 5-9, 6-16, 6-36, 6-42, 6-125, 7-2, 9-5, 21-2, A-2
V _{DD IO} 3-26, 5-11	PSERRED register 6-31, 6-108, 8-13–8-19, 11-1, 11-3
V _{SS} 3-16, 3-18, 3-26, 5-11	PSERRSR register 6-34, 11-1
XB_MEM 3-27, 5-11, 6-73, 6-74, 6-75, 6-82, 6-83, 6-84,	_
6-137, 6-140, 19-1–19-2, A-3, A-4, A-7	PSSERRSR register 6-110
PITLPCNT register	P-to-P Bridge r1.2 9-3, 11-13
6-22, 6-94, 7-3, 17-1, 17-2, 18-2	pull-up/pull-down resistor recommendations 3-2–3-5
PLX Technology, Inc.	PVPD_NEXT register 6-64, 6-147
product information 1-1	PVPDAD register 6-64, 6-147
product ordering and technical support B-2	PVPDATA register 6-65, 6-148
PMAXPCNT register 6-24, 6-26, 6-95, 6-96, 6-98, 7-3,	PVPDID register 6-64, 6-147
17-1, 17-3, 18-3	PVTMBAR register 3-27, 6-16, 6-36
PMC register 6-37, 6-60, 6-61, 6-112, 6-143, 6-144, 7-4	PVTMBARU32 register 3-27, 6-36
PMCAPID register 6-60, 6-143	PVTMLMT register 3-27, 6-36
PMCDATA register 6-37, 6-62, 6-112, 6-145, 7-3	PVTMLMTU32 register 6-36
PMCSR register 5-5, 6-3, 6-37, 6-62, 6-104, 6-112,	PWRGD 3-19, 5-1–5-3, 5-12, 14-2
6-145, 7-4, 20-1	PWRUPSR register
PMCSR_BSE register 6-62, 6-145	3-22, 6-39, 6-114

R	GPIOOD[15:14, 12:8] 6-39, 6-114
Read-Only Control register	GPIOOD[3:0] 6-32, 6-111, 14-1
6-37, 6-112	GPIOOD[7:4] 6-38, 6-113, 14-1
REFCLK 3-3, 3-16, 4-6, 5-9	GPIOOE[15:14, 12:8] 3-22, 6-39, 6-114
registers	GPIOOE[3:0] 3-22, 6-32, 6-111, 14-1
ACNTRL 6-17, 6-27, 6-142, 13-1, 13-2	GPIOOE[7:4] 3-22, 6-38, 6-113, 14-1
Address Translation Control 6-51–6-59, 6-134–6-140,	Header, PCI Type 1 6-4-6-15, 6-68-6-77, 6-78-6-86, 7-3
9-5, 9-11, 19-1	Hot Swap 3-20, 6-37, 6-63, 6-112, 6-146, 21-1, 21-2
Arbiter Control 6-2, 6-17, 6-104, 6-142, 13-1	HS_CNTL 3-20, 6-63, 6-146
BCNTRL 4-3, 5-6, 6-4, 6-14-6-15, 6-17, 6-19, 6-88,	HS_CSR 3-20, 6-63, 6-146, 21-1, 21-2
6-142, 8-8, 9-1, 9-4, 18-3	HS_NEXT 3-20, 6-63, 6-146
BUFCR 6-26, 6-40, 6-98, 6-123, 18-3, 18-4	HSSRRC 3-20, 6-3, 6-37, 6-60, 6-104, 6-112, 6-143, 9-6, 9-9, 9-10, 13-3
Buffer Control 6-2, 6-26, 6-87, 6-98	IACNTRL 6-27, 6-99, 7-3, 13-1, 13-2, 13-3
CAP_PTR 6-5, 6-14, 6-70, 6-76, 6-79, 6-85	Internal Arbiter Control 6-2, 6-27, 6-87, 6-98, 6-99, 7-3,
CCNTRL 3-27, 6-16, 6-36, 6-87, 6-122, 6-141, 8-5, 9-5	13-1, 13-2
Chip Control 3-27, 6-2, 6-16, 6-36, 6-87, 6-104, 6-141,	Interrupt 6-115-6-121, 19-2
8-5	Message Signaled Interrupt 6-117-6-118, 19-2
CLKCNTRL 3-3, 3-16, 3-18, 4-1, 4-3, 5-3, 6-33, 6-107	Miscellaneous Options 6-2, 6-20-6-21, 6-87, 7-3, 8-3,
CLKRUN 6-35	16-3
Clock Control 3-16, 3-18, 4-1, 4-3, 5-3, 6-33, 6-107	MSCOPT 3-9, 3-14, 6-20-6-21, 6-92-6-93, 7-3, 8-3, 8-9,
Control 3-16, 3-18, 4-1, 4-3, 5-3, 6-16–6-17, 6-27, 6-33, 6-36, 6-99, 6-107, 6-141–6-142, 8-6	10-2, 12-2, 16-3
DCNTRL 3-19, 5-5, 5-6, 6-17, 6-142	MSIADDR 6-118
Diagnostic Control 3-19, 5-3, 5-4, 6-17, 6-142	MSIC 6-117
Direct Message Interrupt 5-3, 6-115–6-116, 19-2	MSICAPID 6-112, 6-117
Doorbell Interrupt 6-104, 6-119–6-121, 19-1, 19-2	MSIDATA 6-118
DWNBAR0MSK 6-58, 6-73, 6-139, 7-4, 9-9, 9-11	MSINEXT 6-117 MSIUADDR 6-118
DWNBAR1MSK 6-52, 6-57, 6-58, 6-74, 6-75, 6-138,	Non-Transparent Configuration Ownership
6-139, 7-4, 9-9, 9-11	Semaphore 6-104, 6-122
DWNBAR2MSK 6-59, 6-75, 6-139, 7-4, 9-9, 9-11	Non-Transparent Configuration Ownership Semaphore
DWNDBIE 6-119	Mechanism 6-68, 6-103, 6-122
DWNDBIR 6-119	Non-Transparent mode 6-66-6-148
DWNDBIS 6-120	NTCOS 6-68, 6-122
DWNINTE 5-3, 6-121	PCI Configuration 6-2-6-65, 6-66-6-148
DWNINTSR 5-3, 6-116, 6-120	PCI Shadow Configuration 6-87–6-148
DWNMSG0 6-116	PCI Type 1 Header 6-4-6-15
DWNMSG1 6-116	PCIBAR0 2-2, 6-52, 6-53, 6-73, 9-9, 9-10, 9-11
DWNMSG2 6-116	PCIBAR1 2-2, 6-52, 6-57, 6-74, 6-138, 9-9, 9-10, 9-11
DWNMSG3 6-116	PCIBAR2 2-2, 6-52, 6-75, 9-9, 9-10, 9-11
DWNTNBAR0 6-57, 6-138, 7-4, 9-12	PCIBISTR 6-7, 6-72, 6-81, 7-3
DWNTNBAR1 6-57, 6-138, 9-9, 9-12	PCICCR 6-6, 6-37, 6-71, 6-80, 6-112
DWNTNBAR2 6-57, 6-138, 9-9, 9-12	PCICLSR 6-6, 6-72, 8-3, 17-1
DWNTNE 6-59, 6-140, 7-4, 9-10, 9-12, 19-1	PCICR 6-4–6-5, 6-10, 6-14, 6-15, 6-31, 6-69, 6-70, 6-79, 6-80, 6-88, 6-89, 6-108, 6-109, 7-3, 8-4, 8-7, 8-13,
EEPADDR 6-29, 6-101, 7-1	8-15, 8-17, 8-19, 8-21, 9-1, 9-2, 9-4, 9-5, 11-1, 11-4,
EEPCNTRL 6-28, 6-100, 7-1	11-6–11-13, 12-2, 16-2
EEPDATA 6-29, 6-101, 7-1 Extended 5-1, 5-12, 6-3, 6-42, 6-54, 6-104, 6-124–6-134,	PCIHTR 6-7, 6-37, 6-72, 6-81, 6-112, 7-3
9-6, 9-7	PCIIDR 6-4, 6-37, 6-68, 6-78, 6-112, 7-3
EXTRDATA 5-12, 6-40, 6-41, 6-73–6-75, 6-82–6-84,	PCIIOBAR 6-9, 6-14, 6-88, 9-1, 9-2, 9-6
6-123, 6-124, 6-134, 9-6	PCIIOBARU16 6-9, 6-13, 9-2
EXTRIDX 5-12, 6-41, 6-73-6-75, 6-82-6-84, 6-124, 9-6	PCIIOLMT 6-9, 9-2, 9-6
GPIOID[15:14, 12:8] 6-39, 6-114	PCIIOLMTU16 6-9, 6-13, 9-2
GPIOID[3:0] 6-32, 6-111, 14-1	PCIIPR 6-14
GPIOID[7:4] 6-38, 6-113, 14-1	PCILTR 6-6, 6-72

PCIMBAR 6-11, 9-2, 9-3, 9-6 PVPDID 6-64, 6-147 PCIMLMT 6-11, 9-2, 9-3, 9-6 PVTMBAR 3-27, 6-16, 6-36 PCIPBNO 6-8, 8-11 PVTMBARU32 3-27, 6-36 PCIPILR 6-77 PVTMLMT 6-36 PCIPIPR 6-77 PVTMLMTU32 6-36 PCIPMBAR 6-12, 6-13, 9-2, 9-4 **PVTMMLMT 3-27** PWRUPSR 3-22, 6-39, 6-114 PCIPMBARU32 6-12, 6-13, 9-2 PCIPMGR 6-77, 6-112 Read-Only Control 6-37, 6-112 PCIPMLMT 6-12, 6-13, 9-2, 9-4 SCRATCHx 5-3, 5-6, 5-12, 6-40, 6-43, 6-123, 6-126 PCIPMLMTU32 6-12, 6-13, 9-2 Secondary Flow-Through Control 6-2, 6-25, 6-87, 6-97, 7-3 PCIPMLR 6-77, 6-112, 8-8 Semaphore 6-122 PCIREV 6-6, 6-71, 6-80 Semaphore Mechanism 6-68, 6-103, 6-122 PCISBNO 6-8, 8-9, 8-11 Serial EEPROM 5-12, 6-28-6-29, 6-100-6-101, 7-2 PCISCLSR 6-81, 8-3, 17-1 SFTCR 6-25, 6-97, 7-3, 17-1, 17-2 PCISCR 6-78, 6-109 SINCPCNT 6-23, 6-95, 7-3, 17-1, 17-3, 18-2 PCISID 6-76, 6-85, 6-112, 7-4 SITLPCNT 6-22, 6-94, 7-3, 17-1, 17-2, 18-2 PCISILR 6-86 SMAXPCNT 6-23, 6-24, 6-26, 6-95, 6-96, 6-98, 7-3, 17-1, PCISIPR 6-86 17-3, 18-3 PCISLTR 6-8, 6-81 SPDBARDx registers 6-47-6-49, 6-130-6-132 PCISMGR 6-86, 6-112 SPDL32BAR1 6-49, 6-133 PCISMLR 6-86, 6-112, 8-8 SPDL32BAR2 6-50, 6-133 PCISR 6-5, 6-70, 8-13, 8-15, 8-17, 8-19, 8-21, 11-1, 11-2, SPDL32BAR3 6-50, 6-133 11-6, 11-8, 11-13, 16-1 SPDU32BAR1 6-49, 6-133 PCISSR 6-10, 6-79, 8-13, 8-15, 8-17, 8-19, 8-21, 11-1, 11-4, 11-7, 11-9, 11-13, 16-1 SPDU32BAR2 6-50, 6-133 PCISUBNO 6-8, 8-11 SPDU32BAR3 6-50, 6-133 SPUBARDx registers 6-44-6-46, 6-127-6-129 PCISVID 6-76, 6-85, 6-112, 7-4 PCIUBAR0 6-53, 6-82, 9-10 SPUL32BAR1 6-43, 6-126 PCIUBAR1 6-53, 6-55, 6-83, 6-135, 9-10 SPUL32BAR2 6-43, 6-126 PCIUBAR2 6-54, 6-84, 9-10 SPUL32BAR3 6-44, 6-127 PFTCR 6-18, 6-90, 7-3, 17-1, 17-2 SPUU32BAR1 6-43, 6-126 PINCPCNT 6-23, 6-95, 7-3, 17-1, 17-3, 18-2 SPUU32BAR2 6-43, 6-126 PITLPCNT 6-22, 6-94, 7-3, 17-1, 17-2, 18-2 SPUU32BAR3 6-44, 6-127 PMAXPCNT 6-24, 6-26, 6-95, 6-96, 6-98, 7-3, 17-1, 17-3, SSERRED 6-109, 11-1 18-3 Sticky Scratch 5-3, 5-6, 5-12, 6-40, 6-43, 6-123, 6-126 PMC 6-37, 6-60, 6-61, 6-112, 6-143, 6-144, 7-4 System Error Event 6-31, 6-108-6-110 PMCAPID 6-60, 6-143 TEST 6-28, 6-100 PMCDATA 6-37, 6-62, 6-112, 6-145, 7-3 Timeout Control 6-2, 6-19, 6-87, 6-91, 7-3, 8-4 PMCSR 5-5, 6-3, 6-37, 6-62, 6-104, 6-112, 6-145, 7-4, Timer 4-6, 6-15, 6-30, 6-89, 6-91, 6-102 20-1 TMRCNT 4-6, 6-30, 6-102 PMCSR_BSE 6-62, 6-145 TMRCNTRL 4-6, 6-30, 6-102 PMNEXT 6-60, 6-143 TOCNTRL 6-19, 6-31, 6-91, 6-108, 6-109, 7-3, 8-4 Power Management Capability 6-3, 6-60-6-62, 6-104, Transparent mode 6-2-6-65 6-112, 6-143-6-145, 7-4 UPSBAR0MSK 6-56, 6-82, 6-136, 7-4, 9-10 Power-Up Status 3-22, 6-3, 6-39, 6-103, 6-113-6-114 UPSBAR1MSK 6-54, 6-55, 6-56, 6-83, 6-84, 6-135, Prefetch Control 6-22-6-24, 6-94-6-96, 7-3, 17-1, 17-2, 6-136, 7-4, 9-10 18-2 UPSBAR2MSK 6-56, 6-84, 6-136, 7-4, 9-10 Primary Configuration 5-3, 6-68-6-86 UPSDBIE 6-119 Primary Flow-Through Control 6-18, 6-88-6-90 UPSDBIR 6-119 PSERRED 6-31, 6-108, 8-13-8-19, 11-1, 11-3 UPSDBIS 6-121 PSERRSR 6-34, 11-1 UPSINTE 6-120 PSSERRSR 6-110 UPSINTSR 5-3, 6-121 PVPD_NEXT 6-64, 6-147 UPSMSG0 5-3, 6-115 PVPDAD 6-64, 6-147 UPSMSG1 5-3, 6-115 PVPDATA 6-65, 6-148

UPSMSG2 5-3, 6-115 S_IRDY# 3-2, 3-12, 5-10, 6-18, 6-90, 13-3 UPSMSG3 5-3, 6-115 S_LOCK# 3-2, 3-12, 5-10, 12-1-12-2 UPSTNBAR0 6-55, 6-135, 7-4, 9-10 S_M66EN 3-2, 3-12, 4-4, 5-1, 5-10 UPSTNBAR1 6-55, 6-135, 7-4, 9-10 S_PAR 3-2, 3-13, 5-10, 13-3 UPSTNBAR2 6-55, 6-135, 7-4 S_PAR64 3-2, 3-13, 5-10, 6-37, 6-112, 13-3, 16-2 UPSTNE 6-57, 6-137, 7-4, 9-12, 19-1 S_PERR# 3-2, 3-13, 5-10, 6-10, 6-79, 11-1-11-13 VPD 2-1, 6-64, 6-147, 22-1 S_PLLEN# 3-3, 3-18, 4-5, 5-10, 24-4 **XBCOS 6-106** S_PME# 3-24, 5-11, 6-62, 6-120, 6-121, 20-1 XBDWNCA 6-105 S_REQ[7:0]# 3-2, 5-11, 6-17, 13-1 XBDWNCD 6-105 S_REQ[7:1]# 3-14, 13-1 XBDWNCOS 6-106 S_REQ0# 3-13, 13-1, 13-3, A-4, A-5, A-6, A-7 XBUPSCA 6-105 S_REQ64# 3-2, 3-14, 5-11 XBUPSCD 6-105 S RSTIN# 3-19, 4-3, 5-1, 5-2, 5-3, 5-4, 5-6, 5-7-5-11, XBUPSCOS 6-106 6-43, 6-87, 6-120, 6-121, 6-126, 6-137, 6-142, A-6 RESERVED pins S_RSTOUT# 3-20, 4-3, 4-4, 5-1, 5-3, 5-4, 5-5, 5-6, 5-11, 3-24 6-15, 6-17, 6-89, 6-142, 20-1, A-3, A-5 reset 5-1-5-12 S_SERR# 3-2, 3-14, 5-11, 6-14, 11-1, 11-5, 11-12-JTAG 23-1, 23-2 11-13 pins 3-3, 3-19-3-20 S_STOP# 3-2, 3-15, 5-3, 5-4, 5-11 resistor recommendations, pull-up/pull-down 3-2-3-5 S_TRDY# 3-2, 3-15, 5-3, 5-4, 5-11 rotating-priority scheme 13-2 S_TST[1:0] 3-24, 5-11 RSTIN# 3-22, 14-2 S_V_{IO} 3-4, 3-26, 5-11 rules 10-1, 10-2 SAC 8-2, 9-3 S SCRATCHx 5-3, 5-6, 5-12, 6-40, 6-43, 6-123, 6-126 Secondary S ACK64# 3-2, 3-10, 5-9 clock frequency measurement 4-6 S_AD[31:0] 3-10, 15-2 Clock pins 3-3, 3-17, 3-18, 3-23, 4-1, 4-4, 4-6, 5-1, 20-1 S_AD[63:0] 3-2, 5-9 Flow-Through Control register 6-2, 6-25, 6-87, 6-97, 7-3 S_AD[63:32] 3-10, 6-37, 6-112 PCI Bus Interface pins 3-2, 3-10-3-15 S_AV_{DD} 3-26, 4-5, 5-9, 24-4 Semaphore Mechanism register 6-68, 6-103, 6-122 S_AV_{SS} 3-26, 5-9 Semaphore registers 6-122 S_CBE[3:0]# 3-11, 15-2 Serial EEPROM 6-2, 6-87, 7-1-7-4 S_CBE[7:0]# 3-2, 5-9 pins 3-3, 3-21 S_CBE[7:4]# 3-11, 6-37, 6-112 registers 5-12, 6-28-6-29, 6-100-6-101, 7-2 S_CFN# 3-24, 5-9, 6-28, 6-100, 13-1 SFTCR register 6-25, 6-97, 7-3, 17-1, 17-2 S_CLKIN 3-3, 3-17, 4-1, 4-3, 4-4, 4-6, 5-10, 6-28, 6-30, signal specs 25-1-25-4 6-100, A-2, A-3, A-5, A-6 signaling voltage 3-26 S CLKIN STB 3-3, 3-17, 4-4, 5-10 SINCPCNT register 6-23, 6-95, 7-3, 17-1, 17-3, 18-2 S_CLKO[4:0] 4-1-4-4, 5-10, 6-62 Single Address Cycle S_CLKO[4:1] 3-3, 3-18, 4-1 See SAC S_CLKO0 3-3, 3-17, 3-18, 4-4, 6-33, 6-107, A-5, A-6 SITLPCNT register 6-22, 6-94, 7-3, 17-1, 17-2, 18-2 S_CLKOFF 3-3, 3-18, 4-1, 5-10 SLPCIX 3-16, 3-25, 4-5, 5-11, 24-4 S_CLKRUN# 3-28, 5-10, 6-35 smart prefetch 6-26, 6-40-6-50, 6-98, 6-123-6-133, S_CR 3-3, 3-18, 5-10 18-3 S_DEVSEL# 3-2, 3-11, 5-3, 5-4, 5-10, 11-1, 16-1, 16-2 SMAXPCNT register 6-23, 6-24, 6-26, 6-95, 6-96, 6-98, S_FRAME# 3-2, 3-11, 5-10, 12-2, 13-2, 13-3 7-3, 17-1, 17-3, 18-3 S_GNT[7:0]# 3-2, 13-1 SPDBARDx registers 6-47-6-49, 6-130-6-132 S_GNT[7:1]# 3-12, 5-10, 13-1 SPDL32BAR1 register 6-49, 6-133 S_GNT0# 3-12, 5-10, 13-1, 13-3, A-4, A-5, A-7 SPDL32BAR2 register S_IDSEL 3-2, 3-12, 5-10, 9-5 6-50, 6-133

S_INTA# 3-2, 3-28, 5-3, 5-10, 6-115, 6-119, 14-2

SPDL32BAR3 register	U
6-50, 6-133	U_MODE 3-25, 4-4, 5-3, 5-4, 6-28, 6-100, A-4, A-5
SPDU32BAR1 register 6-49, 6-133	Universal bridging A-4-A-5
SPDU32BAR2 register 6-50, 6-133	Universal Non-Transparent mode
SPDU32BAR3 register 6-50, 6-133	groups 7-2
specs	UPSBAR0MSK register 6-56, 6-82, 6-136, 7-4, 9-10
electrical 24-1	UPSBAR1MSK register 6-54, 6-55, 6-56, 6-83, 6-84,
mechanical 25-1-25-4	6-135, 6-136, 7-4, 9-10
SPUBARD <i>x</i> registers 6-44–6-46, 6-127–6-129	UPSBAR2MSK register 6-56, 6-84, 6-136, 7-4, 9-10
SPUL32BAR1 register 6-43, 6-126	UPSDBIE register 6-119
SPUL32BAR2 register 6-43, 6-126	UPSDBIR register 6-119
SPUL32BAR3 register 6-44, 6-127	UPSDBIS register 6-121
SPUU32BAR1 register 6-43, 6-126	UPSINTE register 6-120
SPUU32BAR2 register 6-43, 6-126	UPSINTSR register 5-3, 6-121
SPUU32BAR3 register 6-44, 6-127	UPSMSG0 register 5-3, 6-115
SSERRED register 6-109, 11-1	UPSMSG1 register 5-3, 6-115
Sticky Scratch registers 5-3, 5-6, 5-12, 6-40, 6-43,	UPSMSG2 register 5-3, 6-115
6-123, 6-126	UPSMSG3 register 5-3, 6-115
System Error Event registers 6-31, 6-108–6-110	UPSTNBAR0 register 6-55, 6-135, 7-4, 9-10
Т	UPSTNBAR1 register 6-55, 6-135, 7-4, 9-10
TAP controller	UPSTNBAR2 register 6-55, 6-135, 7-4, 9-10
See test access port controller	UPSTNE register 6-57, 6-137, 7-4, 9-12, 19-1
target abort	V
See abort, target	
TCK 3-21, 23-1	V _{DD_CORE} 3-26, 5-11
TDI 3-21, 23-1, 23-2	V _{DD_IO} 3-26, 5-11
TDO 3-21, 23-1, 23-2	VGA 6-14, 6-88, 9-1, 9-4, 9-4–9-5
termination, abnormal 12-2	VHDL 23-2
test access port controller 23-1, 23-2	VHSIC Hardware Description Language 23-2
TEST register 6-28, 6-100	voltage signaling 3-26
testability 23-1–23-2	VPD 22-1
timeout 18-3	registers 2-1, 6-64, 6-147, 22-1
control 6-2, 6-87, 7-3	V _{SS}
Timeout Control register 6-2, 6-19, 6-87, 6-91, 7-3, 8-4	3-16, 3-18, 3-26, 5-11
Timer registers 4-6, 6-15, 6-30, 6-89, 6-102	X
TMRCNT register 4-6, 6-30, 6-102	XB_MEM 3-27, 5-11, 6-73, 6-74, 6-75, 6-82, 6-83, 6-84
TMRCNTRL register 4-6, 6-30, 6-102	6-137, 6-140, 19-1–19-2, A-3, A-4, A-7
TMS 3-21, 23-1	XBCOS register 6-106
TOCNTRL register 6-19, 6-31, 6-91, 6-108, 6-109, 7-3,	XBDWNCA register 6-105
8-4	XBDWNCD register 6-105
TRANS# 3-25, 4-4, 5-3, 6-28, 6-66, 6-100, 19-1, A-5	XBDWNCOS register 6-106
transactions	XBUPSCA register 6-105
PCI 8-1-8-21, 10-1-10-3	XBUPSCD register 6-105
Transparent mode A-2	XBUPSCOS register
address translation 9-6-9-10	6-106
pins 3-27-3-28	
registers 6-2–6-65	
See Also Universal Transparent mode	
TRST# 3-21, 23-1, 23-2	